

aser

Grase

Cadence SiP Design Feature Summary

Graser

Cadence SiP Design Feature Summary					
	SiP Layout*	SiP Layout and Chip Integration Option	SiP Digital Architect	SiP Digital SI**	SiP RF Archited
Front-End Design Creation			6	SEI	·
System Connectivity Manager with logical co-design objects			XL/GXL		
Full SiP LVS (substrate and ICs)		GET	XL/GXL		0
Virtuoso Analog Design Environment, schematic/ layout integration and flow					0
Substrate-level embedded RF passive synthesis		6	0.	161	0
Parasitic backannotation into system-level testbenches					0
Signal Integrity				21	25
SigXplorer topology editor and simulator (pre-route)		0	GXL	0	
SigXplorer topology editor and simulator (pre- and post-route)	Gra-	25	Er	0	
S-Parameter interconnect modeling and SI simulation			GXL	0	
Source synch and serial interface simulation			GXL	0	
3D PCB full-package simulation model creation			GXL	0	
Embedded integration with a (third-party-supplied) 3D field solver	Grasel		GXL	° 61	3-
Co-planar coupling extraction			GXL	0	
Spectre transistor-level simulation engine		Gra	GXL	0	
Channel analysis for high-capacity SI simulation			GXL	0	
Power delivery network (PDN) optimization and verification	-610		Gi	°	,EI
Etch back stub effects simulation			GXL	0	
Package/pin delay length report		255	GXL	0	
Substrate Design	0	10	10		
Constraint Manager (electrical/physical and DRC)	0	0	XL/GXL	0	
Import/export Allegro Package Designer (.mcm) database	er o	0	GXL	crase!	
Interactive (i/a) and automatic component (packaged and bare die) placement	0	0	GXL	i/a only	
Auto/interactive wirebonding including rapid autobond	0.02-	0	GXL		0.
User-definable wirebond model profiles including XML import	0	0	GXL		



		Gra	25			
	SiP Layout*	SiP Layout and Chip Integration Option	SiP Digital Architect	SiP Digital SI**	SiP RF Architect	358
Full and partial design connectivity assignment and optimization (router based, closest match, inter- active, and constraint-based)	o	o	GREGXL	crasel	6	
Interactive and automatic interconnect routing (free angle and multi-layer orthogonal)	0	0	GXL			EV.
On-line soldermask checking	6200	0	-10		G,	
Recursive breakout pattern creator (flip-chip and wirebond)	0	0				
Static-style screen rulers		0		250		
Advanced Design			(31.0	GEN	
Distributed co-design with die editor (using die abstract)	0	0	GXL			
Concurrent co-design with I/O planning co-design editor (using LEF/DEF and OA 2.2)	Grass	Unix/Linux only	GXL (Unix/Linux only)		0.	6
Hierarchical GDSII output	0	0				0
Team-based design (design partitioning)	0	0		Se.		
Embedded RF passive creation and editing		0				
3D Design Viewer and 3D wirebond DRC	OEL	0	GXL	0	35	
3D die stack editor	0	0	GXL	0		
Support for multiple die stacks	0	ogel	GXL	0		910
Interconnect cline spreading	0	0				
BGA editor	0	0	GXL	0		
Constraint-driven HDI design	0	0	GXL	0		
DFM Preparation/Output	LEN			Gra		105
Die/BGA footprint compare using DEF/OA/.TXT	0	0				190
Filled shapes (metal) creation and editing	0	0290			61	
Design documentation (dimensioning, annotation)	0	0				
Assembly rule checking (ARC) system	0	0	cr32	-10		
Etch back of plating traces	0	0				
Plating bar generation	0	0		Gra		23
Manufacturing /documentation export/import capabilities (stream, dxf, AIF)	0	0				
Substrate mask output (Gerber, GDSII)	0	0	LEP			
Full design-status reporting capabilities	0	0				
Waived DRCs (creation and reporting)	0	0		aser		
Degassing of filled metal shapes	0	0				
Thieving (metal area balancing)	0 6	0			1.35°	

* Note that license for this product also authorizes use of Allegro Package Designer at the XL level (see Allegro Package Designer datasheet) ** Note that license for this product also authorizes use of Allegro Package SI at the XL level (see Allegro Package Designer datasheet)

Graser

本版Technic Note版權為 映陽科技股份有限公司 所有,未經允許不得任意轉用。 © 2017 Graser Technology Co.,Ltd.