


Si-Interposer Collaboration in IC/PKG/SI

Eric Chen 4/Jul/2014



Design Overview



Board




courtesy of TSMC

Graser

© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

System Architecture

from electrical characteristic perspective




- The system power is supplied by voltage regulation module (VRM) on PCB
- Multiple power delivery path from VRM, decaps on PCB, parasitic of capacitance from chip, package and PCB to fulfill different current demand by wide I/O circuits in different frequency bandwidth
- Signal waveform from output buffer is generated by current sink of I/O circuit from the PDN system





Why does Chip-System Co-Design?



Highly resistive / High-loss system Results in localized voltage noise effects Low impedance / Low-loss system Results in global voltage noise effects to other IC circuits


The low-loss power distribution system of the package easily transfers voltage noise effects to other on-chip circuits






2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.


SSO/SSN Analysis with Cadence Sigrity



Si-Interposer in IC/SiP




CoDesign/CoSim by IC/PKG/Sigrity




2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

IC-oriented Interposer Model Extraction XcitePI – IO Model Extraction






I/O Model Extraction with XcitePI-IOME



99 99 3 V		h IN								
V		P⊕ × ₩	💷 VSS, VDD	IO_P 🧶 🔹 📖 🝁						
X	Design1 - Layout									C . 8
* <u></u>	14m -8000 -6000 -4000 -2000 0	12000	14000 6000	18000 10000 112000	14000 160	00 18000 2	22000 22000	24000 26000	Layer Selection	1 >
	_	•		•]			TSVBump metalb TSV FOX metal1	
	83	5 5 5 5	1111	SI: 8555	4223	S 11			VIA1	
	og 12000 14								VIA2 ref metal3 VIA3 ref metal4	
				раскаде					bump	L
-	14000 6000 8000	•	••••	· · · · · · · · · · · · · · · · · · ·	••••	•			Display Resolutio	Set
2	91	anter a							Display Objects (Net Color Layer Color	
		External Co	mponent						- 🗆 × 🛄	
	Please Input Warning: decap, mimcap100_0, has no connected P/G		Name ram1 ram2 tc2 package	Layer bump bump bump TSVBump	llx (um) 849.339130 10086.630435 6341.782609 171.700000	lly (um) 3031.543478 3102.873913 0.000000 0.000000	urx (um) 8125.043478 17255.339130 12048.217391 18360.960870	ury (um) 15871.021739 15871.021739 2246.908696 16370.334783		Save Histo
		New	Delete	Edit Module UnLoad	Report		ОК	Cancel	Apply	
		Image: Second	Image: Second	Image: Second state sta	Image: second	Output Fame Layer Ix (um) Feese Input Name Layer Ix (um) Warning: decap, mincep100_0, has no connected P/G Text bump 644.389130 Text Text Text Text Text Feese Input Name Layer Ix (um) Text Text Dump 644.389130 Text bump 6341.782609 5541.782609	Output Name Layer Ik(um) Iy(um) Please Input Name Layer Ik(um) Iy(um) Varming: decap, mincep100_0, has no connected P/G Tam1 bump 6941.782609 0.000000	Image: second	Name Layer Ix (um) ur (um) ur (um) ur (um) Cutput Feese Input ram1 bump 849.391.00 312.543478 1527.02179 Varning: decay, minocol100_0, bas no connected P (x) rc2 bump 641.782609 0.000000 1248.217391 1225.533151 1527.02179 Text bump 641.782609 0.000000 1248.217391 1226.908666	Output Name Layer Its (un) Ity (un) urx (un) ury (un) External Component



• EPA



🛎 🖬 🛄 🧮 👘 🧰 🛪 🛪 🔹 T 🗰 🏘 Kflow: XcitePI 🛛 🗙 🗙	* 2 川 日 昭 回 回 ① ① 白 R 宿 = N+ × 圖 t= VSS, VDDIO_P ● ● Ⅲ ≪ginterposer - Layout	
cuit Setup 💿 🖌	ere .	
Definition Placement Decap External Component tput Setup	Imm 1-5000 1-6000 1-2000 10 12000 16000 15000 10000 10000	12000 14000 15000 18000 20000 22000 22000 12000 12000 Layer Selection
Spice Netlist Port Probe	Return/Insertion Loss I ↔ ↔ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ Cell/Burnp, NetName Cell/Burnp, NetName Cell/Burnp, NetName	
formance Assessment Checklist w/Export Result	IO:tc2::PP_DQS_DDR[0] tc2::PP_DQS_DDR[0] S Amplitude (dB) IO:tc2::PP_DQS_DDR[1] tc2::PP_DQS_DDR[1] IO:tc2::PP_DQS_N_DD tc2::PP_DQS_N_DDR	Return Loss
IO Path Selection Power Net RL Per Bump/Cell RL 2D View	IO:tc2::PP_DQ_N_DD., tc2::PP_DQ_N_DDR, IO:tc2::PP_DQ_DDR[0] tc2::PP_DQ_DDR[0] IO:tc2::PP_DQ_DDR[10] tc2::PP_DQ_DDR[10] IO:tc2::PP_DQ_DDR[11] tc2::PP_DQ_DDR[11]	1000 1500 2000 2500 3000 Frequency (MHz)
RL Histogram View RL Distribution Capacitance (Grid Only)	IO:tc2::PP_DQ_DDR[12] tc2::PP_DQ_DDR[12] IO:tc2::PP_DQ_DDR[13] tc2::PP_DQ_DDR[13] IO:tc2::PP_DQ_DDR[14] tc2::PP_DQ_DDR[14]	Insertion Loss
Capacitance (w/On-Die Ckt) Impedance (Grid Only) = Impedance (w/On-Die Ckt) Signal Net	IO:tc2::PP_DQ_DDR[15] -70 IO:tc2::PP_DQ_DDR[1] tc2::PP_DQ_DDR[1] IO:tc2::PP_DQ_DDR[2] tc2::PP_DQ_DDR[2] IO:tc2::PP_DQ_DDR[2] tc2::PP_DQ_DDR[2] IO:tc2::PP_DQ_DDR[3] tc2::PP_DQ_DDR[3]	
RLC Per Bump/Cell RLC 2D View	IO:tc2::PP_DQ_DDR[3] tc2::PP_DQ_DDR[3] IO:tc2::PP_DQ_DDR[4] tc2::PP_DQ_DDR[4] 500	1000 1500 2000 2500 3000 Frequency (MHz)
RLC Histogram View RLC Distribution	Output Please Input	Save H




Model extraction

orkflow: XcitePI	× winterposer - Layout			- 0)
Circuit Setup	A	1-4000 1-2000 10 12000 14000 16000 180	000 10000 12000 14000 16000 18000 20000 220	0 24000 26000 Layer Selection
Definition Placement Decap External Component Output Setup Spice Netlist Port	() () () () () () () () () ()		• •	TSVBump metalb TSV FOX metal1 metal2 VIA2
Probe	83			metal3
Performance Assessment	UltraEdit-32 - C:\SPB-CoSim_3D	IC\lab_xcitepi\Interposer\interposer.sp		
Checklist	檔案(F) 編輯(E) 搜尋(S) 專案(P)	檢視(V) 格式(T) 直欄(L) 巨集(M) 進階(A) 視窗	వ(W) 說明(H)	
/iew/Export Result	🔶 🔶 🗅 😂 🖆 🔛 🎒 🙆 🏘 🖺	😾 🏭 📰 👗 🖻 💼 5280 💌 📰 🚍	II 🕺 🕺 🗐 🕼 日 🖽 🔁 🥸 🤋 🕅	
IO Path Selection Power Net RL Per Bump/Cell	C:\SPB-CoSim_3DIC\lab_xcitep	Ainterposer/interposer.sp		



Published TSV Circuit Modeling




About TSV modeling:

- We didn't calculate each via's partial inductance and mutual inductance. If we
 do so, that will form a huge circuit matrix that can't be simulated in HSPICE
- We adopt loop calculation. For example, we have n vias, then we have (n-1) loop, then we calculate (n-1) loop and consider coupling between loops. But loop coupling will decay very fast, then final circuit matrix will be small.



Published TSV Circuit Modeling









PKG-oriented Interposer Model Extraction XtractIM – EPA & Model Extraction






Model Extract




Model Extract







Model Extract







Resource and Result Overview

ResourceProfile_Extractor.log	Resource log file
ExtractorRunTimeError.log	Error log file
Un_Xtracted_NetName.log	log file to tell what nets are open nets and not be extracted.
SPDfilename_PinModel.csv	List pin, net name, net-length, R,L,C, and Delay for Power and Signal nets
SPDfilename_DCResistance.csv	List net name, DC R for Power, Signal, Ground net
SPDfilename_TableContent.csv	Full RLC matrix, including mutual L and mutual C
SPDfilename.pkg	IBIS .pkg file
SPDfilename_pin.ibs	IBIS .ibs file
SPDfilename_SPICE.ckt	SPICE PI-model
SPDfilename_SPICE_t.ckt	SPICE T-model
SPDfilename_SegmentR.csv	Segment R for each metal layer
SPDfilename_SegmentL.csv	Segment L for each metal layer
SPDfilename_SegmentC.csv	Segment C for each metal layer





Electrical Performance Assessment

Power-Ground Analysis

Simulation Setup -> Simulation Type		
Power-Ground Analysis Per Net-Pair Properties Inductance and Capacitance Broadband Impedance (Broadband optio	 Per Pin Properties Grouped Pin Properties Bump-to-BGA DC Resistance Self- and Total-loop Inductance From Die-side From Board-side Both 	Simulation Report.mht
Frequency up to 2.00 GHz	Nets to Be Assessed: Net Net Net Net Net Net Net Net Net Ne	
	V VDD_1 PowerNets V VDD_2 PowerNets Image: Note that the second se	
OK Cancel	VDC_5 PowerNets VDC_4 PowerNets PowerNets From the pin at die-/board-side to the lump of all pins of the same net at board-/die-side.	

Signal Analysis and Current Checking

Simulation Setup -> Simulation Type	Simulation Setup -> Simulation Type	
Signal Analysis Trace Layout Checking ✓ Impedance and Discontinuity ✓ Coupling Coefficient Net Coupling ✓ Mutual L&C, Total NEXT Insertion and Return Loss (Broadband option license required) ✓ Frequency up to 2.00 GHz	Current Density and IR Drop Checking (PowerDC license required) Check DC Current Density IV VRM voltage is assumed between each power-ground net pair. Please set the total current for each pair at die/sink side: VDD_1 VDD_2 VDD_3 VDD_4 VDD_4 VDD_4 VDD_4 VDDcore VDDcore	
OK Cancel	OK Cancel	






Electrical Performance Assessment

Per-Pin Resistance and Inductance


- 2D displays of R and L from the die-side are shown below
 - 'weak' pins have higher R and L values and are more red than blue
 - 'weak' pins are rapidly identified with no special expertise required





Per-Pin Resistance and Inductance Assessment

- 3D displays of R and L are also available
 - helping to intuitively quantify the relative distributions
 - numerical tables are also available



Inductance




Resistance



XtractIM EPA


- Single-ended impedances are displayed along the length of the nets
 - zero length is at die-side
 - trace color is same as net color
 - net, trace segment and impedance are displayed when cursor is positioned on plot
 - A. potential issue of high impedance at board-side of nets (larger lengths)
 - top-to-bottom layer transition dogleg traces do not have good reference planes



Quality Check for Package Design



EPA – Impedance Plot



Benefits and Observations

XtractIM -> generates, displays and exports standard electrical models for IC packages

- Extended model support
 - High level assessment of package performance.
 Support of system-level SI and PI analysis.

 - Both net-base and pin-based models.
- Extraction display support
 - Electrical DRC sign-off and debugging.
- XtractIM ->

Electrical Performance Assessment


- quickly identifies potential power and signal delivery issues
- quantifies issues intuitively and numerically
 - documents potential issues for colleagues or management
- helps identify physical root cause of issues and visualize design changes to address them
- XtractIM automates otherwise tedious analysis setup and results postprocessing to quickly assess package electrical performance





System Simulation by SystemSI SystemSI – Chip-to-Chip Signal Integrity Analysis






SystemSI PBA – Parallel Bus Analysis


	四周周日夏四周二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十			
Norkflow: SystemSI X				
Parallel Bus Analysis		Controller		
Bus Setup		Manory		
Load a New/Existing Workspace Assign IBIS Models Edit Bus Models		Logic_die		
Simulation Setup				
Set Timing Budget Set Analysis Options Check Signal Connectivity Run Bus Simulation		Interposer PKG		
Simulation Results 💿		14		
Show Simulation Curves		0.10		
Show Simulation Curves Browse Results				•
Show Simulation Curves Browse Results DDR Measurement Report Generate Report Export Report Show Measurement Results Circuit Simulator Simulator Selection GHSPICE	Bus Type: Data	0.10	= 1.25 ns Bit Period: 0.625	ns # of Bits: 8
Show Simulation Curves Browse Results DDR Measurement Report Generate Report Export Report Show Measurement Results	Bus Type: Data	timulus Definition & Model Selection ata Rate: 1.6 Gbps Clock Period: T Controller Memory		Memory Blocks Share IO Mod
Show Simulation Curves Browse Results DDR Measurement Report Generate Report Export Report Show Measurement Results BIS Augmentation Usprcc SPDSIM	Bus Type: Data	Titi Stimulus Definition & Model Selection Tata Rate: 1.6 Gbps Clock Period: T Controller Memory Bus Group/Signal Stimulus Pattern	= 1.25 ns Bit Period: 0.625 Stimulus Offset (Transmit IO Model 0.5T	Memory Blocks Share IO Mod
Show Simulation Curves Browse Results DDR Measurement Report Generate Report Export Report Show Measurement Results Sta Augmentation ustomize Workflow Circuit Simulator	Bus Type: Data	iii Stimulus Definition & Model Selection bata Rate: 1.6 Gbps Clock Period: T Controller Memory Bus Group/Signal Stimulus Pattern Bus Group/Signal Stimulus Pattern Data::dqs0 10101010 Data::dq0 10101010	Stimulus Offset (Transmit IO Model 0.5T 0.5T IO_34_0hm	Memory Blocks Share IO Mod
Show Simulation Curves Browse Results DDR Measurement Report Generate Report Export Report Show Measurement Results BIS Augmentation ustomize Workflow Circuit Simulator Analysis Options Circuit Simulator Simulator Simulator Circuit Simulator Analysis Options Circuit Simulator The potion Analysis Option and Analysis Options Circuit Simulator The potion Analysis Options Circuit Simulator Circuit Simulator The potions Circuit Simulator Circuit Simulator The potions Circuit Simulator Circuit	Bus Type: Data	III Stimulus Definition & Model Selection bata Rate: 1.6 Gbps Clock Period: T Controller Memory Bus Group/Signal Stimulus Pattern P Data::dgs0 10101010 D dq0 10101010 L dq1 10101010	Stimulus Offset (Transmit IO Model 0.5T IO_34_Ohm 0.5T IO_34_Ohm	Memory Blocks Share ID Mod
Show Simulation Curves Browse Results DDR Measurement Report Generate Report Export Report Show Measurement Results BIS Augmentation Circuit Simulator Struct Selection O HSPICE SPDSIM Circuit Simulator * Circuit Simulator * Circuit Simulator * Circuit Simulator * * Circuit Simulator * * Circuit Simulator * * * Circuit Simulator * * * * * * * * * * * * *	Bus Type: Data	III Stimulus Definition & Model Selection ata Rate: 1.6 Gbps Clock Period: T Controller Memory Bus Group/Signal Stimulus Pattern Data::dqs0 10101010 dq0 10101010 dq1 10101010 dq2 1010101	Stimulus Offset (Transmit IO Model 0.5T IO_34_Ohm 0.5T IO_34_Ohm 0.5T IO_34_Ohm 0.5T IO_34_Ohm	Memory Blocks Share IO Mod Status Signal Signal Signal
Show Simulation Curves Browse Results DDR Measurement Report Export Report Show Measurement Results BIS Augmentation Curcuit Simulator Curcuit Simulator Curcuit Simulator * Add global .option and .* * They'll be used for time	Bus Type: Data	III Stimulus Definition & Model Selection ata Rate: 1.6 Gbps Clock Period: T Controller Memory Bus Group/Signal Stimulus Pattern Data::dqs0 10101010 Data::dqs0 10101010 Data::dq2 10101010 Data::dq2 10101010	Stimulus Offset (Transmit IO Model 0.5T IO_34_Ohm 0.5T IO_34_Ohm 0.5T IO_34_Ohm 0.5T IO_34_Ohm 0.5T IO_34_Ohm 0.5T IO_34_Ohm	✓ Memory Blocks Share IO Mod Status ▼ Signal Signal Signal Signal
Show Simulation Curves Browse Results DDR Measurement Report Show Measurement Results BIS Augmentation Ustomize Workflow Circuit Simulator Selection SPDSIM Circuit Simulator Show Measurement Results Simulator Selection SPDSIM Circuit Simulator * Add global .option and . * They'll be used for time * .option delmax=10p	Bus Type: Data	III Stimulus Definition & Model Selection ata Rate: 1.6 Gbps Controller Memory Bus Group/Signal Stimulus Pattern □ Data::dqs0 10101010 □ dq1 10101010 □ dq2 10101010 □ dq3 10101010	Stimulus Offset (Transmit IO Model 0.5T IO_34_Ohm	✓ Memory Blocks Share IO Mod Status Signal Signal Signal Signal Signal Signal Signal
Show Simulation Curves Browse Results DDR Measurement Report Export Report Show Measurement Results BIS Augmentation Customize Workflow Circuit Simulator Customize Workflow Circuit Simulator * Add global .option and . * They'll be used for time * .option delmax=10p	Bus Type: Data	III Stimulus Definition & Model Selection Pata Rate: 1.6 Gbps Clock Period: T Data::dqs0 1010101 dq0 10101010 dq2 10101010 dq3 1010101 dq4 1010101 dq3 1010101	Stimulus Offset (Transmit IO Model 0.5T IO_34_Ohm	✓ Memory Blocks Share IO Mod Status Signal Signal Signal Signal Signal
Show Simulation Curves Browse Results DDR Measurement Report Export Report Show Measurement Results BIS Augmentation Customize Workflow Circuit Simulator Circuit Simulator Circuit Simulator * Add global .option and . * They'll be used for time * .option delmax=10p	Bus Type: Data	III Stimulus Definition & Model Selection ata Rate: 1.6 Gbps Clock Period: T Controller Memory Bus Group/Signal Stimulus Pattern Data::dqs0 1010101 D dq0 10101010 D dq1 10101010 D dq2 10101010 D dq3 1010100 D dq5 1010100 D dq5 10101010	Stimulus Offset (Transmit IO Model 0.5T IO_34_0hm	✓ Memory Blocks Share ID Mod Status Signal Signal Signal Signal Signal Signal Signal
Show Simulation Curves Browse Results DDR Measurement Report Export Report Show Measurement Results BIS Augmentation Customize Workflow Circuit Simulator Show Selection HSPICE SPDSIM Circuit Simulator * Add global .option and . * They'll be used for time * .option delmax=10p	Bus Type: Data	III Stimulus Definition & Model Selection ata Rate: 1.6 Gbps Clock Period: T Controller Memory Bus Group/Signal Stimulus Pattern Bus Group/Signal Stimulus Pattern Data::dqs0 10101010 dq0 10101010 dq1 10101010 dq2 10101010 dq3 10101010 dq4 10101010 dq5 10101010 dq6 10101010 dq6 10101010 dq6 10101010 dq6 10101010	Stimulus Offset (Transmit IO Model 0.5T IO_34_0hm 0.5T IO_34_0hm	Memory Blocks Share ID Mod Status Signal Signal Signal Signal Signal Signal Signal Signal

- Blocked based topology editor with SPICE sub-circuits modeling approach
- I/O modeling flexibility for power-aware IBIS and transistor level circuits





SystemSI PBA – View Waveform & Eye






2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

SystemSI PBA – Report Generator

File		1 K	1 0	the eres as as in the	n m m fiai ai w	which are strained and the state								cādenc	_
Wor	= plusystemst - nepotit	Window	Help												-
Para		And the second second	F		T TVT I ICT INT TET : I									cā	16
Bu	S Workflow: SystemSI X	112			of the of the second second second second		LAL LAL							- 0	
	Parallel Bus Analysis	Report1 ×													
	Bus Setup 💿	-	emory												-
Sir	ni Load a New/Existing Workspa Assign IBIS Models Edit Bus Models Simulation Setup	Click on a	4.4.1.1.1 Memory Click on a signal name to see its waveform displayed. Click on a criteria in a column header to see all its plots.												
	Set Timing Budget			e Type: BothEdges, Bus ve Setup: 0.15625ns, Min						Satur Canditian	2				
Sir	nu Set Analysis Options Check Signal Connectivity Run Bus Simulation	Rx Sig	nal	[Min, Max] SlewRate TimingRef	[Min, Max] SlewRate Setup	[Min, Max] SlewRate Hold	Min tDS (ps)	[Min, Max] tDS_delta	Min tDS adj (ps)	Min tDS margin	Min tDH (ps)	[Min, Max] tDH delta	Min tDH adj (ps)	Min tDH marg	zin
DE	Simulation Results	Waveform	Pin	(V/ns)	(V/ns)	(V/ns)	<u>(p</u> 3)	(ps)	100 ad (p3)	(ps)	<u>(</u>))	(ps)	dorr au (ps)	(ps)	_
DL	 Show Simulation Curves 	<u>dq0</u>	1	[28.2219, 28.3417]	[9.21011, 13.977]	[12.9668, 15.5097]	185.993	[75, 75]	110.993	-45.257	399.955	[50, 50]	349.955	193.705	
	Browse Results DDR Measurement Report	<u>dq1</u>	2	[28.2219, 28.3417]	[10.94, 13.8224]	[13.7019, 16.3458]	190.351	[75, 75]	115.351	-40.8989	407.392	[50, 50]	357.392	201.142	
IBUS	A Generate Report	dq2	3	[28.2219, 28.3417]	[8.48646, 14.7137]	[12.3841, 14.698]	183.035	[75, 75]	108.035	-48.2151	393.8	[50, 50]	343.8	187.55	_
Cus	Show Wedsurement Results	<u>dq3</u>	4	[28.2219, 28.3417]	[8.23391, 11.48]	[12.3123, 15.0982]	181.684	[75, 75]	106.684	-49.5661	408.196	[50, 50]	358.196	201.946	
	IBIS Augmentation * Customize Workflow *	<u>dq4</u>	5	[28.2219, 28.3417]	[8.02241, 12.7427]	[12.1286, 14.8608]	181.152	[75, 75]	106.152	-50.0979	401.729	[50, 50]	351.729	195.479	
		<u>dq5</u>	6	[28.2219, 28.3417]	[8.44563, 11.638]	[12.4044, 15.2882]	183.12	[75, 75]	108.12	-48.1303	408.095	[50, 50]	358.095	201.845	
		<u>dq6</u>	7	[28.2219, 28.3417]	[8.52647, 14.8858]	[12.4122, 14.7899]	183.603	[75, 75]	108.603	-47.6474	<u>393.509</u>	[50, 50]	<u>343.509</u>	<u>187.259</u>	
		<u>dq7</u>	8	[28.2219, 28.3417]	[8.10087, 11.4645]	[12.1599, 15.001]	<u>181.138</u>	[75, 75]	<u>106.138</u>	<u>-50.1124</u>	407.516	[50, 50]	357.516	201.266	
		dqs0 p- dqs0 n	33, 37	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA	
		Note: NA	= Not	Applicable; NMP	= No Measuren	nent Possible;	OOR = Oi	t of Range.					0	6	




SystemSI PBA – Ideal vs Non-Ideal Power








SystemSI PBA – What if Analysis





Summary



2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

Thanks !!!



