

#### **OrCAD Oriented Pre-Simulation**

Addi Lin

4/Jul/2014



Simplify The Complexity of Product Design Function Verification - OrCAD PSpice





# Topic

- Design Challenges
- Production Challenges
- How to help developing new design faster and more stable
- Mechatronics integration Design
- Modularized simulation
- How to help your customer to get more powerful support





# **Design Challenges**

Step 1 :

Make circuit design on your system

- Does it work ?
- Is it stable ?



Step 2 :

Make a Prototype in Laboratory

- Prepare equipment
- Connect system in between
- Does it work ?
- Is it stable ?







### **Traditional Design Flow**

- Schematic drawing in your design
- Make prototype
- Measurement in Laboratory
- **Repeatedly try and error**



© 2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

#### **A Virtual Laboratory – OrCAD PSpice**





Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

### **Virtual Design Flow**

- Schematic drawing
- Simulate and results confirmation
- PCB layout



#### Manufacture





### **A Quality Analysis Laboratory**

#### Mass Production Issues

- Complexity
- Stability
- Components Specification
- Cost





### **Mass Production Challenges**

#### Prototype

- It works
- It is stable

#### How about Mass Production ?

- Parts specification ?
  - Tolerance
  - Temperature issue

#### Is it stable ?





### **Enhance Circuit Design Stability**

- Is simple best ?
- Using Parts with high accuracy and stable specification to improve stability.
- Enhance stability with compensate circuit design.
- Using other structure design.





### **Design Flow for Mass Production**

- Get a standard system design from origin
- Measure and find out better structure
- Include tolerance and temperature parameters
  - Parametric Sweep
  - Worst Case Analysis
  - Monte Carlo Analysis (Yield)





#### **Parametric Sweep**



L2

L1

Make sure structure and parts are good for design.



#### **Worst Case Analysis**

 Effects of Components Tolerance Limitation on Worst-Case Analysis





#### **Monte Carlo Analysis**





#### **Mechatronics Integration Design**

Automotive Safety System

- Passive mode : ABS \ Airbag \ Reversing radar
- Active mode : DSTC , ROPS , EBD , CWFAB , PDFAB , DAC , LDW







#### **SLPS** Option



#### **Multi-System Co-Simulation**





#### **Modularized Design and Simulation**



#### **Modularized Design and Simulation**





© 2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.



- Reduce Loading in Product Design Process
- Cost Down
- Time to Market











# **Signal Integrity Flow**

#### **OrCAD** Schematic



© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

#### **OrCAD SI Analysis Features in 16.6**

GrcAD Capture - [e:\allegro_basic\ne	etin\or2alg.opj]	NAME OF TAXABLE PARTY OF TAXABLE	
File Design Edit View SI Anal	ysis Tools Place Macro Access	ories Options Window Help Azure	cādence 🗕 🖻 🗵
Start Page To or2alg	Library Setup to Assign Discrete SI Models entify DC Nets sign SI Model		- <b>M</b> -
	plore Signal port <u>T</u> opology port Electrical Constraint sets	PCB	
Design Resources Cor2alg.dsn	port Electrical Constraint sets moveECSet assignements sociate ECSet		
Design Cach □ Design Cach □ 200 : C □ 200 : C	li <u>d</u> ate SI Model Assignments Mode <u>l</u> Integrity port SI models <u>u</u> sed move SI model assignements	ARY\PSPICE\7400.OLB 2ALG.DSN ARY\MUXDECODER.OLB ARY\COUNTER.OLB	
	GRAM FILES\ORCAD92\CAPTURE\LIB 11SEM\ORCAD\TEST.DSN	RARY\DISCRETE.OLB	
× · · · 1 · · · 2 · · · 3 · · · 4 · · · 5 · ·	· 6 · · · 7 · · · 8 · · · 9 · · ·10 · · ·11	····12····13····14····15····16····17···18····19····20····21····22····23····	24 • • • • 25 • • • • 26 •
<pre>* Loading C:/Cadence/SPB_16.6/to Loading C:/Cadence/SPB_16.6/to Loading C:/Cadence/SPB_16.6/to Loading C:/Cadence/SPB_16.6/to Loading C:/Cadence/SPB_16.6/to doding C:/Cadence/SPB_16.6/to dodi</pre>	pols/capture/tclscripts/capAuto pols/capture/tclscripts/capAuto pols/capture/tclscripts/capAuto pols/capture/tclscripts/capAuto pols/capture/tclscripts/capAuto	DLoad/capPartReferencePrefixMismatchInit.tcl DLoad/capPortPinMismatchInit.tcl DLoad/capProcessDRCInit.tcl DLoad/capShortedDiscretePartInit.tcl DLoad/capTCLMenu.tcl	
			H



#### DC Net Power Value Assignment

GrCAD Capture		
File Design Edit View	SI Analysis Tools Place Macro Acce	
	SI Library Setup	
	Muto Assign Discrete SI Models	
d 🖓 🖸 🖾 🎖	😽 Identi <u>f</u> y DC Nets	
	Assign SI Model VS Identi	fy DC Nets
Start Page 🔠 demo_(	Explore Signal	
	Export Topology	ase fill voltage value for the Power/ground nets below
	Export Electrical Constraint sets G	obal NetName VOLTAGE
	💽 Import Electrical Constraint sets 🛛 🤅	ND 5
	RemoveECSet assignements	DD 5
	Associate ECSet	REFCA 10
	🥳 Validate ECSet Assignments	REFDQ 5
	Validate SI Model Assignments	55 6 550
	SI Model Integrity	-
	Export SI models <u>u</u> sed	OK Cancel Help
	Remove SI model assignement	





#### SI Model Library Path Setup

	SI Analysis Tools Pla	ce Macro		Options	Window	Help Azure 瀏覽資料夾	cadence - e >
Start Page 🗊 demo_cd2*	Identify DC Nets     Assign SI Model	SIMOUEIS				Local Director	y 19 166 Test
File 🔩 Hierarchy	Explore Signal Export Topology	nstraint sets	PCB				Capture_SI_test
Library Setup (SI A	nalysis)	octraint cate				23	A 🕌 sigxp-design1
Vorking: d:\v166_test	SI_test\sigxp-design1 i\share\local\pcb\signal i\share\pcb\signal	lesigr [	OK	) <u>Can</u>		<b>↑</b> ↓ Help	▶ ■ signoise.run ▶ ■ sigxp-design2 ▶ ■ sigxp-design3 確定 取消
Online DRCs							

#### SI Model Assignment

#### Pull Down Menu **RMB** Menu Taala Diaga Magna Aga Accian SI Model 23 SI Model Assignment Current selection Device Model Assignment SI Library SI Mode/ Model Type No of Pins Model Nam Model Type 136101k4b1gxx46d.dml RefDes Assign Model cv22381.dm CY22381 U1 8 IbisDevice CY22381 IbisDevice devices.dml sigxp.dml cds models.ndx Auto-generate Unassign Model Validate Model ۰. 111 ь Done Cancel Help



#### Auto Model Assignment for Discrete parts

😨 Or	rCAD Cap	ture	100										
File	Design	Edit	View	SI Analysis	Tools	Place Ma	acro Acces						
	۵		¥ 1	I Libra IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	ary Setup ssign Disc	rete SI Moo	dels N						
L.	* 100		12	Identif	v DC Nets		5						
		SI Mode	el Assig	nment				-	Cm 2	-			×
	Star												
	C	urrent sel	ection	Device Model	Assignment	t -			SI Library	SI Mode		Model Type	×
		RefDes	No	of Pins Mo	odel Nam	Model Type		[	136101k4b1gxx46d.dml	*		*	
		R1	2	DE	FAULT_	ESpiceDevi	Assign Mod	del	cy22381.dml	4Port		ESpiceDevice	
		R2	2	DE	FAULT_	ESpiceDevi			aevices.ami siaxo dml	C20p_withp	kg	ESpiceDevice	
									cds models.ndx	cable_espice	3	ESpiceDevice	=
							Auto-genera	ate		capacitor20p	ρF	ESpiceDevice	-
										CDS_lvds_de	evice	IbisDevice	
							<u>.</u>			CDS_PCIx_d	evice	IbisDevice	
							Unassign Mo	odel		CDS_Pkg14[	DIP_Ckt_M	PackageModel	
										CDS_Pkg14[	DIP_Ckt	PackageModel	
										CDS_Pkg14[	DIP_Sparam	PackageModel	
							V-Belaka Mar			CDS_Pkg14[	DIP_Sparse	PackageModel	
							Validate Mo	oder		CDS_Pkg14[	DIP	PackageModel	
										CDS_Pkg16	DIP	PackageModel	
• •	· ·									CY22381		IbisDevice	
										DEFAULT_R	ESISTOR_1	ESpiceDevice	
										DEFAULT R	ESISTOR 2	ESpiceDevice	
										DEFAULT	ESISTOR 4	ESpiceDevice	
										DEFAULT	ESISTOR 1	ESpiceDevice	
		•	_			+				DEFAULT_R	ESISTOR_P	ESpiceDevice	-
							Done			Cancel			Help



#### **Xnet Generation Solution**

U1 LVTTL $\overset{\infty}{\bigcirc}$ $7$ D $\overset{Q}{\bigcirc}$ 2 $4$ $\overset{2}{\bigcirc}$ 3	
	Export ECSets from design     Select Ecset(s) to be exported from the list below     ECset Name     Referred FI XNet owner     SERIES_11.TOP     SERIES_11 SERIES_11
	Export Directory Remove unused ecsets Validate Ecset Export Cancel Help

### **Extract Topology**

#### **Extract Signal Net Topology**







#### Differential



#### **Data Byte Lane Topology**

#### Data Byte Lane Topology – Statix Board







#### **Data Group Routing Rules**

Parameter	Min	Typical	Max		
A	Obtain from controller vendor				
В	2.0 inches		3.0 inches		
С	0.5 inches		1.0 inches		
D	0.2 inches		0.6 inches		
Total Length (A + B+ C)	3.0 inches		4.6 inches		
Trace Impedance	45 ohms	50 ohms	55 ohms		
Trace Width		5 MIL			
Trace Space (A, B, C, D)		15 MIL			
Trace Spacing from DIMM pins		7 MIL			
Trace Spacing from other signal groups		20 MIL			
Length Matching for Data in the Byte Lane		+/- 100 MIL			
Length Matching Byte Lane to Byte Lane	+/- 0.5 inches	of clock length			
Termination Voltage	1.00 V	1.25 V	1.50 V		





### Variance Table of Design Requirements

Parameter	Min	Typical	Max	# Sims
FPGA Memory Controller (U7)	Fast		Slow	2
TL1 Impedance	45 ohms	50 ohms	55 ohms	3
TL1 Velocity (microstrip)	5400 MIL/ns	5600 MIL/ns	5800 MIL/ns	3
TL1 Length (equates to D)	200 MIL	400 MIL	600 MIL	3
TL2 Impedance	45 ohms	50 ohms	55 ohms	3
TL2 Velocity (microstrip)	5400 MIL/ns	5600 MIL/ns	5800 MIL/ns	3
TL2 Length (equates to C)	500 MIL	7500 MIL	1000 MIL	3
TL3 Impedance (microstrip)	45 ohms	50 ohms	55 ohms	3
TL3 Velocity	5400 MIL/ns	5600 MIL/ns	5800 MIL/ns	3
TL3 Length (equates to B)	2000 MIL	2150 MIL	3000 MIL	3
RN11 Resistance	9 ohms	10 ohms	11 ohms	3
R32 Resistance	49 ohms	56 ohms	62 ohms	3
Termination Voltage	1.00 V	1.25 V	1.50 V	3
Total Number of Sweep Simulations				3,188,646



# **Signal Integrity Simulation**





#### **Define Constraints in OrCAD SigXpolor**





© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

#### **Update Capture**





Graser Second Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

#### **Replicate ECSet**

搜尋位置(I):	腸 sigxp-design1	- G	) 🤣 📂 🛄 🔹
(An	名稱		修改日期
2 h	🌗 dml_model		2012/8/3 下午 02:34
最近的位置	📔 signoise.run		2012/8/3 下午 02:36
	퉬 sigxp.run		2012/8/3 下午 02:41
-	SERIES_2.TOP		2012/8/3 下午 03:18
臭甶	SERIES_11.TOP		2012/8/3 下午 03:08
<b>集合的</b> 煤體櫃			
電腦	•		
	檔案名稱(N): SERIES_11.To	OP	▼ 開啟舊檔((
	Alifertrade E Trail cons		Ter:W

• Auto create ECSet

Graser

• Easy use to other net





#### **Netin to OrCAD PCB**

t Worksheet selector	DEM	0_	CD:	2]				
P Electrical				Obieste	Т		Min Delau	May Dalay
Electrical Constraint Set				Objects		Pin Pairs	win belay	Max Delay
ignal Integrity	Туре	S		Name			ns	ns
i Timing	*		*		*		*	*
🖻 📲 Routing	Dsn		Ξ	DEMO_CD2				
Wiring	ECS			SERIES_2				
🖩 Vias								
Impedance								
🔡 Min/Max Propagation Delay:								
Total Etch Length								
🖽 Differential Pair								
Relative Propagation Delay								

- En Not					l k
	XNet	ADDRESS_10			5
🗄 📲 Signal Integrity	XNet	ADDRESS_11			B
🖽 📠 Timing	XNet	ADDRESS_12			8
Routing	XNet	ADDRESS_13			8
III Wiring	XNet	DATA_0			B
III Vinng	XNet	DATA_1			R
	XNet	DATA_2			R
Impedance	Net	MODEL_DIFF_01			2
📰 Min/Max Propagation Delay:	Net	MODEL_DIFF_02			R
Total Etch Length	XNet	SERIES_APPLY_11			R
Differential Pair	XNet	SERIES_BE_APPLY_11			R
Relative Propagation Delay	Net	SERIES_2	SERIES_2		B
,	XNet	SERIES_11			R
					K





### **Import ECSets From Constraint** Manager

	File Edit Objects Column Vi	iew A <u>n</u> alyze <u>A</u> u	dit <u>T</u> ools <u>W</u> indow <u>H</u> elp					
	🖨 🗏 🗈 🖻 🧐 🕇		▼ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	ቬ 🍕 👍 🗉	a 🐮 🙀	< 🗗 🗝		
	Worksheet selector	<sup>₽</sup> <sup>×</sup> DEM	0_CD2					
	Electrical		· · · · ·					
	Electrical Constraint Set		Objects	Pin Pairs	Min Delay	Max Delay		
	🚊 🗐 Signal Integrity	Туре	S Name	1	ns	ns		
	📄 🖷 Timing	*	*	×	*	*		
	📄 📠 Routing	Dsn	DEMO CD2					
	Wiring	ECS						
	Vias	ECSP	NET.T.1:U5.7		1000 mil	1050 mil		
		ECSP	NET.T.1:U6.7		1000 mil	1050 mil		
	Mip/Max Propagation	Delaya ECSP	U4.2:NET.T.1		2800 mil	2850 mil		
	Net  Signal Integrity  Routing  Wiring  Wiring  Wiring  Min/Max Propagation Delay:  Met  XNet  XNet  XNet  XNet  XNet  XNet  XNet  Net	ADDRESS_10 ADDRESS_11 ADDRESS_12 ADDRESS_13 DATA_0 DATA_1 DATA_2 MODEL_DIFF_01 MODEL_DIFF_02 SERIES_APPLY_11 SERIES_BE_APPLY_11 SERIES_2	SERIES 2	Image:				50 MIL
	Relative Propagation Delay	SERIES_2 SERIES_2.T.1:U5.7	SEKIES_Z		1000.0	1050	.0 100.0	950 MIL
•	PPr P	SERIES_2.T.1:U6.7			1000.0	1050	.0 1000	50 MIL
+[+	Physical PPr	U4.2:SERIES_2.T.1			2800.0	2850	.0 1100	1750





•

### **Exploring Signal from OrCAD Capture**



# OrCAD Capture Apps GraserWARE FrontendPack





#### GraserWARE FrontendPack

- Replace BUS Alias
- Import/Export Properties
- Design Compare
- Reference Edit





## **Replace BUS Alias**

#### Replace Bus alias

- By Selection
- By Page
- By Design

BMS	PN 45 44	DSP_RD-	DSP_D[013] ((DSP_D[013]	
A0 A1	21 22 23	DSP_D0 DSP_D1 DSP_D2	Capture Replace Bus Alias Find Name DSP_A	
A2 A3 A4 A5 A6	24 25 27 28 30	DSP_D3 DSP_D4 DSP_D5 DSP_D6 DSP_D7	Replace Name     DSP_D     To       Scope     Image: Scope     Image: Scope       Image:	
A7 A8 A9 A10 A11 A12	31 32 33 34 35	DSP_D8 DSP_D9 DSP_D10 DSP_D11 DSP_D12	This utility handle Net Alias of Bus only. You can handle Bus Name, Hierarchical Ports,Offpage Connectors (release at V16.6), Hierarchical Pins name by Global Replace (Menu: Edit->Global Replace)	
A13	36 2105	DSP_D13		· · ·



© 2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

#### **Replace BUS Alias**

PD0         2         18         DSP_D0           PD1         3         A1         B1         17         DSP_D1           PD2         4         A2         B2         16         DSP_D1	PD0 PD1 PD2 PD3	U17 2 A1 3 A2 4 A2 5 A3
PD3     5     A.       PD4     6       PD5     7       A     A       PD6     8       A     Find Name	PD4 PD5 PD6 PD7	6 A4 7 A5 8 A6 9 A7
PD7 9 A PD7 9 A Replace Name PD 0 To 7 Scope PMS_LOW 19 G DSP_RD 0 G DSP_RD 0 F A B a b a B a b a B a b a f	SET_HC1∜ I_MEM_RØ	A8 19 1 DIR 74AL
PD0       2       A         PD1       3       A         A       A         PD2       4	PC_A1	U22 2 A1 4 A2 5 A3
PD2       4         PD3       5         A       A         PD4       6         A       A         PD5       7         A       A         A       A         A       A         A       A         A       A         A       A         A       A         A       A         A       A         B7       11         CDSP       D14	PC_A4 PC_A5 PC_A6 PC_A6 PC_A7 PC_A8	6     A4       7     A5       8     A6       9     A7       A8
A8 B8 DSP_D15 VCC		19 Dirx





#### **Import/Export Properties**

#### **Export Design Properties to Excel**

G	G Import & Export Property V1.0													
Γ	Expor	t Import					0						ence	
	Decian: D:/TestDSN/com_nare/BENCH_ALLEGRO_NEW_DSN							_						
Mode				Template :					& B T					
Instance     Occurrence			Occurrence	C:\Program	Files (x86)\Graser	WARE\FrontendPac	k\graser.tpr		Property Editor					
				Part	Part Pin Flat N	et			New Property Apply Display Delete Property Pivot Filter by: <current properties=""></current>					
	Scop		20 NEW	ID						A	В	C		- ewer
		A	B	C	D	E	F	G	Н	BENCH: B: C3	BENCH:B:C4	BENCH: B: C5	BENCH:B:	M
	1	Design	D:\TestDSN\d	com_pare\B	ENCH_ALLEGR	O_NEW.DSN								
	2	HEADER	ID I	Page	Name	Part Reference	PCB Footprint	Value	Part Number	Tolerance	Description			
	3	PARTINST:B	E 3338083398:U9 A	A	I-956883898	U9	dip16_3	74ALS138	20-00045		IC, 74ALS138, n	nultiplexer, Stand	ard input, Inverted,	totem ouput
	4	PARTINST:B	E 3338083401:U8 A	A	I-956883895	U8	dip20_3	74ALS273	20-81432		IC, 74ALS273 O	CTAL D POS E	DGE TRIGG 20 E	)IP
	5	PARTINST:B	E 3338083402:U1( A	A	I-956883894	U10	dip20_3	74ALS245	20-003297		IC, 74ALS245 (N	)OCTL TRI-ST	TRANSCVR 20E	Ρ
	б	PARTINST:B	E 3338083403:D1	Ą	I-956883893	D1	SMDLED	RA-LED	40-00017		LED Red			
	7	PARTINST:B	E 3338083404:U11A	A	I-956883892	U11	plcc28	22V10	20-00033		Bipolar PLD Dev	rice		
	8	PARTINST:B	E 3338083405:U6 A	A	I-956883891	U6	dip16_3	7201	20-00042		FIFO Status Flag	Expandable 512:	c9	
	9	PARTINST:B	E 3338083406:U3 🛛	A	I-956883890	U3	dip16_3	7201	20-00042		FIFO Status Flag	Expandable 512:	<u>c</u> 9	
	10	PARTINST:B	E 3338083407:U5	A	I-956883889	U5	dip20_3	6264	20-00062		CMOS Static RA	M 8Kx8		
	11	PARTINST:B	E 3338083408:U2 A	A	I-956883888	U2	dip20_3	6264	20-00062		CMOS Static RA	M 8Kx8		
	12	PARTINST:B	E 3338083409:U1	A	I-956883887	U1	dip20_3	6264	20-00062		CMOS Static RA	M 8Kx8		
	13	PARTINST:B	E 3338083410:U4	A	I-956883886	U4	dip20_3	6264	20-00062		CMOS Static RA	M 8Kx8		
Ē	14	PARTINST:B	E 3338083411:U7 A	A	I-956883885	U7	dip20_3	6264	20-00062		CMOS Static RA	M 8Kx8		
Ľ	15	PARTINST:B	E 3338083412:TP1	A	I-956883884	TP1	TP20	TESTPOINT	60-00038		Header, 1 row, 1	pin		
	16	PARTINST:B	E 3338083413:P1	A	I-956883883	P1	headx12x45	HEADER12	60-00037	-	Header, 2 row x 6	5 pin		
	17	PARTINST:B	E 3338083414:R2	A	I-956883882	R2	smdres	100	ERJ-2GEJ101X	5%	Carbon Film Res	stor 100 OHM 1	/16W 5% 0402 SM	D
	18	PARTINST:B	E 3338083415:R1 A	A	I-956883881	R1	smdres	100	ERJ-2GEJ101X	5%	Carbon Film Res	stor 100 OHM 1	/16W 5% 0402 SM	D
	19	PARTINST:B	E 3338083416:R3	A	I-956883880	R3	res400	10K	ERJ-8GEYJ103	5%	Carbon Film Rest	istor 10K OHM 1	/8W 5% 1206 SM	D



#### **Import/Export Properties**

#### Import Part Properties from Excel to Design





Graser

### **Capture Design Compare**

- Design version1 and version 2
- How do you know which part or Net-list is different??





© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

# **Capture Design Compare**

#### • Design Compare





#### **Reference Edit**

- Modify RefDes
  - Insert/Delete/Modify Reference Prefix

VCC	VCC	VCC	VCC	VCC	Reference Edit V1.0	
	P37 1UF	CP38 0.1UF CP39 0.1UI 50V	CP40 CP40 0.1UF 50V	CP41 0.1UF	Modify RefDes Annotate RefDes Scope	Mode Update Occurrence Update Instance
					Action Position © Prefix © I RefDes Prefix reset to default	Middle O Suffix
VCC	vçc	VCC	VCC	VCC	Operation P .	Delete   Modify
	P52	CP53 CP54 0.1UF 0.1UI	CP55 0.1UF	CP56	Ск	Close
50⊽  50⊽	50⊽   50⊽	507 0.101 <u>-</u> 507	507 0.101 507	507 0.101 50	50⊽ 50⊽ 5 	0∇ · · · · 50∇ · · · ·





#### **Reference Edit**

#### Annotate RefDes

Graser

Annotate Reference by page or selection



© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

# **Graser WARE Front-End Pack Roadmap** - Part Utility

Is the property editor in Schematic always annoying??





# Graser WARE Front-End Pack Roadmap - Part Utility

- Getting Part Information from Part Database
- Check Part Status
  - EOL Part
  - DNI Part
- General BOM File

Part	< · ·				Parts Information		15
	Sti Re	ference	Value	Part Number	Description	PCB Footprint	Part Approve
	1 C1		10PF	PCC100CQTR-ND	CAP 10PF 50V CERAMIC 040	smdcap	YES
	2 C2		10PF	PCC100CQTR-ND	CAP 10PF 50V CERAMIC 040	smdcap	YES
11	3 C3		22PF	PCC220CNTR-ND	22PF 50V CERAMIC CAP 080	smdcap	EOL
/	4 C4		22PF	PCC220CNTR-ND	22PF 50V CERAMIC CAP 080	smdcap	EOL
	5 C5		10UF	ECE-V1HA100SP	CAP 10UF 50V VS ELECT SM		YES
	6 C6		10pF	ECG-C0JB100R	CAP 10UF 6.3V CB SERIES S		YES
	7 C7		150PF	PCC151CGTR-ND	150PF 50V CERAMIC CAP 08	smdcap	EOD
	8 C8		390PF	PCC391BNTR-ND	390PF 50V CERAMIC CAP 08	smdcap	YES
	9 C9		820PF	PCC821CGTR-ND	820PF 50V CERAMIC CAP 08	smdcap	
	10 C1	0	10UF	ECE-V1HA100SP	CAP 10UF 50V VS ELECT SM		YES
	11 C1	1	0.1pF	ECE-B1HGE0R1	CAP 50V .1UF NHE AXIAL EL	smdcap	NO
	12 C1	2	150PF	PCC151CGTR-ND	150PF 50V CERAMIC CAP 08	smdcap	EOD
	13 C1	3	390PF	PCC391BNTR-ND	390PF 50V CERAMIC CAP 08	smdcap	YES
	14 C1	4	820PF	PCC821CGTR-ND	820PF 50V CERAMIC CAP 08	smdcap	
	15 01	E	TOUE	ECE VILLA 100CD	CAD TOHE FOUND ELECT CM		VEC

	А	В	С	D	Е	F	G	Н	Ι
1	Item	Quantity	Part Number	Reference	Description	Manufacturer(DB)	Manufacturer Part Number(DB)	Distributor(DB)	Distributor Part Number(DB)
2	10	6	PCC100CQTR-ND	C1,C2,C20,C21,C22,C2	CAP 10PF 50V CERAM	Panasonic - SCD	ECU-E1H100DCQ	Digi-Key	PCC100CQTR-ND
3	20	9	PCC220CNTR-ND	C3,C4,C24,C25,C26,C2	22PF 50V CERAMIC C	Panasonic - SCD	ECU-V1H220JCN	Digi-Key	PCC220CNTR-ND
4	30	5	ECE-V1HA100SP	C5,C10,C15,C123,C134	CAP 10UF 50V VS ELH	Panasonic - SCD	ECE-V1HA100SP	Digi-Key	PCE3089TR-ND
5	40	6	ECG-C0JB100R	C6,C121,C124,C126,C1	CAP 10UF 6.3V CB SE	Panasonic - SCD	ECG-C0JB100R	Digi-Key	PCS1100BTR-ND
6	50	3	PCC151CGTR-ND	C7,C12,C17	150PF 50V CERAMIC	Panasonic - SCD	ECU-V1H151JCG	Digi-Key	PCC151CGTR-ND
7	60	3	PCC391BNTR-ND	C8,C13,C18	390PF 50V CERAMIC	Panasonic - SCD	ECU-V1H391KBN	Digi-Key	PCC391BNTR-ND
8	70	3	PCC821CGTR-ND	C9,C14,C19	820PF 50V CERAMIC	Panasonic - SCD	ECU-V1H821JCX	Digi-Key	PCC821CGTR-ND
9	80	13	ECE-B1HGE0R1	C11,C39,C43,C44,C46,	CAP 50V .1UF NHE A	Panasonic - SCD	ECE-B1HGE0R1	Digi-Key	P5461-ND
10	90	1	ECE-A50ZR1	C16	.1UFD @ 50VDC PAN.	Panasonic - SCD	ECE-A50ZR1	Digi-Key	P6638-ND
11	100	10	ECE-A1HKK0R1	C29,C41,C51,C55,C61,	CAPELECT.1UF 50V	Panasonic - SCD	ECE-A1HKK0R1	Digi-Key	P985-ND
12	110	4	ECE-A2AGE100	C32,C36,C118,C119	NHE RADIAL ELECT	Panasonic - SCD	ECE-A2AGE100	Digi-Key	P5297-ND
13	120	1	ECE-V1EA100SR	C33	CAP 10UF 25V VS ELI	Panasonic - SCD	ECE-V1EA100SR	Digi-Key	PCE3067TR-ND
14	130	1	A104Z15Z5UFVVWN	C34	CAP 50V .1UF AXIAL	PHILIPS COMPONEN'	A104Z15Z5UFVVWN	Digi-Key	1203PHTR-ND
15	140	7	ECE-V1HV100SP	C35,C116,C117,C120,C	10UF/50V SMD ALUM	Panasonic - SCD	ECE-V1HV100SP	Digi-Key	PCE1022TR-ND



