



快速 2014 SPB Seminar  
模擬驗證完善  
設計規範  
SIGNAL AND POWER INTEGRITY

# An Alternative Approaching for Design Verification

*Nemo Hsu*

4/Jul/2014

**Graser**<sup>®</sup>

# Agenda

- What is DRC?
- What does DRC forget to tell you?
- What are Questions in Mind?
- Allegro SI Base with SPEED2000
- Allegro PI Base with OptimizePI



# What is DRC?










# What is DRC?

- A bunch of design rules need to implement in your design.
- To check and verify layout rules, to meet design requirements.
- It's hard to make sure layout meets the origin of design.



# What is DRC?





- There are four types of net-based rules and one board base:
  - **Spacing Constraint Set:** Clearances between lines, pads, vias, and copper areas (shapes) on different nets.
  - **Physical Constraint Set:** Line width and layer restrictions
  - **Same Net Spacing Constraint Set:** Clearances between lines, pads, vias, and copper areas (shapes) on the same net.
  - **Electrical Constraint Set:** Performance characteristics (crosstalk and propagation delay).
  - **Design Manufacturing Checking:** Soldermask, Package, Pastmask

-  Wiring
-  Vias
-  Impedance
-  Min/Max Propagation Delays
-  Total Etch Length
-  Differential Pair
-  Relative Propagation Delay



# Spacing Constraint Set


## Reference Plane Spacing Clearance



- EMI
- Impedance mismatch






# Plane Crossing



- EMI
- Return current path
- Impedance mismatch
- Signal degradation



# Parallelism on Adjacent Layers





- Crosstalk







# Trace Spacing Distribution



- Crosstalk



# Routing in Connector/Breakout Area



- Impedance mismatch
- Crosstalk



# GND Stitching Vias

**Poor**

Top	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Vcc	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Gnd	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Bottom	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>

**OK**

Top	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
Gnd1	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Int1	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Vcc1	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Vcc2	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Int2	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
Gnd2	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Bottom	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

**GND vias**


**OK**

Top	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
Gnd	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
In1	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
In2	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Gnd1	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Pwr	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
In3	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>


GND stitching via is not necessary for layer changing occurs on adjacent layers because they reference to the same plane.

Return current path

- EMI
- Signal degradation



# Cline Length Matching (diff. pair)







Common mode noise

- EMI




# General Rules for Differential Pair

1/2




- Common mode noise
- Return current path



# General Rules for Differential Pair


2/2

These segments of trace are considered to be part of the pad. Should be avoided.





- Skew
- Impedance mismatch
- EMI



Avoid trace over anti-pad.



Clearance near plane void.



# Test Point



- Impedance mismatch
- Signal reflection





# What Does DRC forget to tell you?

***Skipper Liang***

Principal Application Engineer, ASI/SPB  
2014.07.04



# Current Demand of Electrical Design



Low Cost



High Performance




Shorten Design Phase



First Success to the Design





# Complex Simulation Flow for System Verification



# Time Consuming for TD Simulation


Voltage (V)



- In general, design sign-off is verified through TD simulation.
- Advanced SI/PI analysis completion relies on experienced and well trained engineer with EDA tools investment.



# What Are Signal and Power Integrity Addressed Today

- Reflection noise (ringing)
  - Impedance mismatch





- Crosstalk noise

- Electromagnetic coupling between adjacent signal lines





- Discontinuity of signal's current return path
  - Layer transition or across split planes





# What Are Signal and Power Integrity Addressed Today


- Interaction between the signal and power distribution systems




- Resonance on power/ground planes



- Low P/G resistance (DC) and impedance (AC)




Voltage Distribution Plot



# Simulation and Design Rule Check

- All designs is supposed to be 100% covered by simulation result.
- Simulation results will be derived into rules and applied to similar designs.
- The rest customized part will be covered by simulation.
- The DRC usually contains only the dimensions information, such as length, width, distance, spacing...etc.
- What does this dimension constraint/DRC forget to tell you?



# About SI – 1. RLGC information


The screenshot displays the Allegro PCB Design GXL interface. The Physical Constraint Manager window is open, showing a table of Physical Constraint Set (PCS) objects. The table includes columns for Object Type, Name, Referenced Physical CSets, Line Width (Min/Max in mil), Neck (Min Width/Max Length in mil), and Units. A yellow highlight is visible on the table row for object M\_E\_CK\_DM1.

Type	Name	Referenced Physical CSets	Line Width		Neck		Units
			Min mil	Max mil	Min Width mil	Max Length mil	
Net	M_B_CK_DM3	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_B_CK_DP0	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_B_CK_DP1	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_B_CK_DP2	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_B_CK_DP3	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_C_CK_DM0	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_C_CK_DM1	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_C_CK_DM2	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_C_CK_DM3	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_C_CK_DP0	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_C_CK_DP1	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_C_CK_DP2	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_C_CK_DP3	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_D_CK_DM0	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_D_CK_DM1	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_D_CK_DM2	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_D_CK_DM3	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_D_CK_DP0	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_D_CK_DP1	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_D_CK_DP2	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_D_CK_DP3	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_E_CK_DM0	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_E_CK_DM1	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_E_CK_DM2	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_E_CK_DM3	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_E_CK_DP0	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_E_CK_DP1	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_E_CK_DP2	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_E_CK_DP3	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_F_CK_DM0	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_F_CK_DM1	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_F_CK_DM2	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_F_CK_DM3	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_F_CK_DP0	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_F_CK_DP1	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_F_CK_DP2	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
Net	M_F_CK_DP3	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	ignore
ICIs	D3-CTRL_W6.5-8/A_PH (96)	WIN6.5-8/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	
ICIs	D3-DQS_W6.5-8D5/A_PH (216)	WIN6.5-8D5/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	
ICIs	D3-DQ_W6.5-8/A_PH (432)	WIN6.5-8/A	6.50:8.00:8.00...	6.50:8.00:8.00...	0.00	500.00	
ICIs	EMI-FLASH_W4.4-5/A_PH (89)	WIN4.4-5/A	4.00:4.50:4.50...	4.00:4.50:4.50...	0.00	500.00	
ICIs	FPGA-ADDOCTRL_W4.4-5/A_PH (46)	WIN4.4-5/A	4.00:4.50:4.50...	4.00:4.50:4.50...	0.00	500.00	
ICIs	FPGA-CLK_W3.8-4.4D8.2.9.1/A_PH (4)	WIN3.8-4.4D...	3.80:4.40:4.40...	3.80:4.40:4.40...	0.00	500.00	
ICIs	FPGA-DQS_W3.8-4.4D8.2.9.1/A_PH (4)	WIN3.8-4.4D...	3.80:4.40:4.40...	3.80:4.40:4.40...	0.00	500.00	
ICIs	FPGA-DQ_W4.4-5/A_PH (20)	WIN4.4-5/A	4.00:4.50:4.50...	4.00:4.50:4.50...	0.00	500.00	

The background shows a PCB layout with red traces and a yellow highlighted trace labeled 'M\_E\_CK\_DM1'. The interface includes a toolbar, a worksheet selector, and a status bar at the bottom.

- In a well-controlled design, with/without DRC only tells you if the width/spacing follows rules or not. But how's the RLGC information?

# About SI – 1. RLGC information




- The generation of equiv. RLGC circuit needs EM calculations.
- Simple design rule check for dimension will not tell you the RLGC value.
- Try to imagine the following case:


Question:

1. Are the DRC results of these 2 structures the same or different? **Same**
2. Do these 2 structures have the same or different RLGC properties? **Different**
3. Do these 2 structures have the same impedance or not?

Case 1:



Case 2:









# About SI – 2. $Z_0$ and Xtalk


Talk about impedance  $Z_0$ , let's see the following case:

After simulation, you set the trace width to be 5 mil in the constraint system to achieve the impedance you want. Of course, the following picture will show **no DRC** violation. **But if this is a 2-layers design and...**



# About SI – 2. $Z_0$ and Xtalk

You will be concerned about:



Now, you're not satisfied with simply trace width constraint or the related **DRC** violation warning. You feel you probably need **simulation** or other way to tell you:


**The Exact Impedance  $Z_0$   
along the whole trace~**

## About SI – 2. $Z_0$ and Xtalk

Talking about crosstalk, you probably follow the 3W rule – set the spacing between adjacent traces to 3 times the width of the trace as the following:




The 3W rule may work well for the following structure:



**No DRC violation → No Xtalk issue**

## About SI – 2. $Z_0$ and Xtalk

But if the stack-up looks like the following, will 3W rule still works well?



**No DRC violation → No Xtalk issue ?**

Now, you're not satisfied with simply spacing constraint or the related **DRC** violation warning. You feel you probably need **simulation** or other way to tell you:

**How Much the Coupling is**

# About SI – 3. Channel Response

The concept of “Channel Response” is

$$y(t) = h(t) * x(t) = \int_{-\infty}^{+\infty} h(\tau) \cdot x(t - \tau)$$

where

$y(t)$	<i>is the output</i>
$x(t)$	<i>is the input</i>
$h(t)$	<i>is the system</i>
*	<i>is convolution</i>


After Fourier Transform

$$Y(f) = H(f) \cdot X(f)$$

where

$Y(f)$	$F[y(t)]$
$X(f)$	$F[x(t)]$
$H(f)$	$F[h(t)]$

# About SI – 3. Channel Response




A 4-coupling-lines is a system, too

$$\hat{Y}(f) = \hat{H}(f) \cdot \hat{X}(f)$$

$$\begin{bmatrix} Y_1(f) \\ Y_2(f) \\ Y_3(f) \\ \vdots \\ Y_8(f) \end{bmatrix} = \begin{bmatrix} H_{11}(f) & H_{12}(f) & H_{13}(f) & \dots & H_{18}(f) \\ H_{21}(f) & H_{22}(f) & H_{23}(f) & \dots & H_{28}(f) \\ H_{31}(f) & H_{32}(f) & H_{33}(f) & \dots & H_{38}(f) \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ H_{81}(f) & H_{82}(f) & H_{83}(f) & \dots & H_{88}(f) \end{bmatrix} \cdot \begin{bmatrix} X_1(f) \\ X_2(f) \\ X_3(f) \\ \vdots \\ X_8(f) \end{bmatrix}$$


# About SI – 3. Channel Response



$$\begin{array}{l}
 \text{Reflection} \\
 \text{NEXT} \\
 \text{NEXT} \\
 \vdots \\
 \text{FEXT}
 \end{array}
 \begin{bmatrix}
 Y_1(f) \\
 Y_2(f) \\
 Y_3(f) \\
 \vdots \\
 Y_8(f)
 \end{bmatrix}
 =
 \begin{bmatrix}
 H_{11}(f) & H_{12}(f) & H_{13}(f) \\
 H_{21}(f) & H_{22}(f) & H_{23}(f) \\
 H_{31}(f) & H_{32}(f) & H_{33}(f) \\
 \vdots & \vdots & \vdots \\
 H_{81}(f) & H_{82}(f) & H_{83}(f)
 \end{bmatrix}
 \begin{bmatrix}
 H_{18}(f) \\
 H_{28}(f) \\
 H_{38}(f) \\
 \vdots \\
 H_{88}(f)
 \end{bmatrix}
 \begin{bmatrix}
 X_1(f) \\
 0 \\
 0 \\
 \vdots \\
 0
 \end{bmatrix}$$

After Inverse Fourier Transform, all reflection, NEXT and FEXT will be observed on time domain.

## About SI – 3. Channel Response



$$Y_8(f) = \underbrace{H_{18}(f)}_{\text{FEXT}} \cdot X_1(f) + \underbrace{H_{28}(f)}_{\text{FEXT}} \cdot X_2(f) + \dots + \underbrace{H_{78}(f)}_{\text{NEXT}} \cdot X_7(f) + \underbrace{H_{88}(f)}_{\text{Reflection}} \cdot X_8(f)$$

After Inverse Fourier Transform, all the effect on  $y_8(t)$  will be observed.


And the matrix  $h(t)$  and its Fourier Transform  $H(f)$  is called **SI Matrix**

With **SI Matrix**, you have all information – *coupling* and *impedance mismatching* – of your system. **But how to get this matrix without bunch of simulation?**



# About PI – 1. IR Drop

- The resistance of copper causes the drop of voltage during the power delivery.



- The wider the power plane is, the less its resistance is, and then the less the voltage drop is.
- There's once a thumb rule for the width of power plane:


**40 mil width for 1A, at least**

For Example: A CPU will consume 100A at most, so the Vdd plane of the CPU should be at least as wide as:

$$100(A) \times 40(mil / A) = 4000(mil) = 4(inch)$$

# About PI – 1. IR Drop

- Question 1: 4inch for both 1oz copper and 2oz copper?





- Question 2: If there're multiple layers for the power delivery, how is the rule?
- Question 3: If the thickness of the layers used for power delivery is different, how is the rule?


Now, you're not satisfied with the simple thumb rule to set the width of power plane, and either, you don't want to use the related DRC violation to judge you design safe or not. You want to know the exact:

## Current Density and IR Drop

# About PI – 2. $Z_{pwr/gnd}$




## About PI – 2. $Z_{pwr/gnd}$



The lower  $Z_{pwr/gnd}$  is, the better.  $Z_{pwr/gnd}$  should be under  $Z_{target}$ , where:

$$Z_{target} = \frac{\Delta V_{allowed}}{\Delta I_{max}}$$



No constraint or DRC will help you to control the power ground impedance.


Now you want to have a design checking mechanism to tell you the exact value of  $Z_{pwr/gnd}$  and if:

$$Z_{pwr / gnd} \leq Z_{target}$$


## About PI – 3. Loop Inductance of DeCap

Talking about loop inductance of DeCap, you would like to know:

- The loop inductance caused by capacitor pad layout:




- The loop inductance caused by the current loop:




# About PI – 4. Power Pin Inductance

Power Pin Inductance:



The Inductance is the lower the better:



Now you want to have a design checking mechanism to tell the exact value of:

## DeCap's Loop Inductance and Power Pin Inductance

# What are Questions in Mind?



# What are Questions in Mind?

- DRC only provides the **MINIMUM** requirement of design.
- Follow design guide means good design quality?
- Is it possible to help your customers to fix problem through TD simulation one by one?
- Will be a financial burden to own EDA tools and invest SI/PI engineers?





Any alternative to secure design quality without performing complex simulation?



# What is Design Checking?



# Design Checking Through EM Simulation

- All SI/PI issues we addressed can be reflected through electrical characteristic parameters, like R, Z, L, NEXT/FEXT coefficient...
- Post process EM simulation result (S-parameter) and provide more intuitive information to show design weakness for improvement.



# Allegro SI Suite




# Allegro SI Base with SPEED2000

## Highlights


- Detailed Trace Impedance and Coupling check
- Provide SI Metrics Check
- Checking and Modifying in One Tool

## Allegro SI

- Very powerful to do layout modification
- Unique function to do trace impedance check and coupling check in one tool
- Capability to import multiple layout format from EDA tools





*Trace Impedance and Coupling check*




## Speed2000

- Unique animation of transient field propagation across PCBs and packages
- Exceptional layout based signal integrity simulation including non-ideal power and ground systems
- Only solution for EMC simulation with non-linear drivers and receivers




# SI Checking Flow



# Trace Impedance Check


## Visual plot



Impedance (Ohm)

220

- This check helps you to identify,
  - Wrong trace width spacing (diff. pair)
  - Cross moat
  - Highly trace impedance



140

120

100

80

0

197

394

591

787

884

984

1181

1378

1575

Length (mil)

85Ω

102Ω

3

2

1


0

- Visually or tabular result for trace impedance check that shows trace segments mismatch with target impedance.




# Trace Impedance Check

## Cross Probing



- Cross probing allows you to identify defects quickly.





# Trace Impedance Check

## Tabular Results


Net count	Net name	No. of segments without reference	No. of trace reference discontinuities	No. of vias	Maximum Impedance (Ohm)	Minimum Impedance (Ohm)	Dominant Impedance (Ohm)	Dominant Imp Length (%)	Trace total length (mil)	Trace delay(ns)
1	P3E_SLOT2_TX_C_DN0	1	3	2	144.946	56.449	56.449	92.921	1633.158	0.233
2	P3E_SLOT2_TX_C_DN1	1	3	2	144.946	56.449	56.449	93.168	1583.722	0.225
3	P3E_SLOT2_TX_C_DN2	1	3	2	144.946	56.449	56.449	93.186	1575.168	0.224
4	P3E_SLOT2_TX_C_DN3	1	3	2	153.005	63.836	63.836	93.074	1549.678	0.220
5	P3E_SLOT2_TX_C_DN4	1	1	2	63.836	63.836	63.836	94.228	1513.121	0.214
6	P3E_SLOT2_TX_C_DP0	1	3	2	144.946	56.449	56.449	92.923	1633.643	0.233
7	P3E_SLOT2_TX_C_DP1	1	3	2	144.946	56.449	56.449	93.221	1583.404	0.225
8	P3E_SLOT2_TX_C_DP2	1	3	2	144.946	56.449	56.449	93.184	1574.865	0.224
9	P3E_SLOT2_TX_C_DP3	1	3	2	153.005	63.836	63.836	93.059	1546.528	0.219
10	P3E_SLOT2_TX_C_DP4	1	1	2	63.836	63.836	63.836	94.221	1511.225	0.214
11	P3E_SLOT3_TX_C_DN0	1	1	1	56.449	56.449	56.449	94.142	1490.958	0.211
12	P3E_SLOT3_TX_C_DN1	1	1	1	56.449	56.449	56.449	94.057	1460.543	0.208
										0.217
										0.209
										0.225
										0.214
										0.203
										0.212
										0.209
										0.217
										0.210
										0.225
										0.214
										0.203
										0.212

- Cross moat?
- Any trace segment mismatch? Cross moat?
- Too much breakout neck length?
- Too much MS/SL routing difference in a group?
- The same trace length means the same trace delay?
- Routing on MS/SL has different trace delay.



# Trace Coupling Check


Cross probing helps to resolve issue intuitively



# Trace Coupling Check

Net count	Net name	Aggressor net with max coupling	Max coupling coefficient	% length with max coupling	% length with coupling coef >0.05	% length with coupling coef 0.001~0.05	Total coupling index (mm-%)
1	P3E_SLOT2_TX_C_DP0-P3E_SLOT2_TX_C_DN0	P3E_SLOT2_TX_C_DP1	0.163%	40.183	----	40.183	2.605
2	P3E_SLOT2_TX_C_DP1-P3E_SLOT2_TX_C_DN1	P3E_SLOT2_TX_C_DP2	0.573%	1.132	----	43.513	2.941
3	P3E_SLOT2_TX_C_DP2-P3E_SLOT2_TX_C_DN2	P3E_SLOT2_TX_C_DN1	0.573%	1.138	----	34.387	2.668
4	P3E_SLOT2_TX_C_DP3-P3E_SLOT2_TX_C_DN3	P3E_SLOT2_TX_C_DN2	0.125%	36.798	----	15.328	2.177
5	P3E_SLOT2_TX_C_DP4-P3E_SLOT2_TX_C_DN4	P3E_SLOT2_TX_C_DN3	0.125%	15.686	----	15.686	0.754
6	P3E_SLOT3_TX_C_DP0-P3E_SLOT3_TX_C_DN0	P3E_SLOT3_TX_C_DP1	0.156%	45.886	----	45.886	2.881
7	P3E_SLOT3_TX_C_DP1-P3E_SLOT3_TX_C_DN1	P3E_SLOT3_TX_C_DN0	0.147%	46.545	----	56.715	3.440
8	P3E_SLOT3_TX_C_DP2-P3E_SLOT3_TX_C_DN2	P3E_SLOT3_TX_C_DN1	0.156%	42.769	----	71.100	4.302
9	P3E_SLOT3_TX_C_DP3-P3E_SLOT3_TX_C_DN3	P3E_SLOT3_TX_C_DN2	0.156%	55.397	----	60.345	3.541
10	P3E_SLOT3_TX_C_DP4-P3E_SLOT3_TX_C_DN4	P3E_SLOT3_TX_C_DP5	2.808%	26.979	----	68.281	47.643
11	P3E_SLOT3_TX_C_DP5-P3E_SLOT3_TX_C_DN5	P3E_SLOT3_TX_C_DN4	2.810%	28.293	----	71.503	54.733
12	P3E_SLOT3_TX_C_DP6-P3E_SLOT3_TX_C_DN6	P3E_SLOT3_TX_C_DN5	2.810%	30.093	----	62.280	45.025
13	P3E_SLOT3_TX_C_DP7-P3E_SLOT3_TX_C_DN7	----	----	----	----	----	----

18X




Through this test, you will see,

- Tight coupling pairs
- Max coupling aggressor
- Dangerous vs. safe coupling  
→ **18X** (= 2.81% / 0.156%)




# Trace Reference Check (Including co-planar)


Trace Reference Plot (expanded)



- Trace cross layer reference shows the net names for the reference plane shapes directly above and below the corresponding trace segment
- Trace coplanar reference shows the net names for the reference plane shapes next to the corresponding trace segment on the same layer






# SI Channel Check



- Signal quality is affected by crosstalk among signals, EM coupling between signal and P/G planes and non-ideal return current path.
- The linear source and load are applied automatically for signal TD simulation
- Post process result waveforms (signal waveform, NEXT/FEXT waveforms) into signal to noise ratio for signal quality judgment



# SI Channel Check



	INT_Sig	INT_ISI	INT_XTK	P-eye	P-ratio
<b>RX3 w/ void</b>	<b>67.84</b>	<b>104.59</b>	<b>5.12</b>	<b>41.87</b>	<b>0.62</b>
<b>RX3 w/o void</b>	<b>86.00</b>	<b>54.64</b>	<b>5.00</b>	<b>26.36</b>	<b>1.44</b>

- An example shows the trace segment is over the void that causes impedance discontinuity and leads to worse signal quality



# Allegro PI Suite




# Allegro PI Base with OptimizePI

## Highlights

- Detailed IR Drop Analysis
- Power Plane Impedance and Loop Inductance Analysis
- Automatic Report Generation



## Allegro PI

- Very powerful to do layout modification
- Unique function to do IR drop analysis
- Capability to import multiple layout format from EDA tools.



## OptimizePI

- Automated decap optimization and verification features
- Clear presentation of economic benefits from decap optimization
- Flexibility in meeting targeted objectives (performance, cost, area ...)




Automated positioning of EMI decaps






# PI Checking Flow



# DC IR Drop




Pin/Node Name	Net	Absolute Voltage (V)	Flow-In Current (A)
Node108!!6::VCC	VCC	0.983193	0.294118
Node116!!8::VCC	VCC	0.983202	0.294118
Node119!!9::VCC	VCC	0.983134	0.294118
Node122!!10::VCC	VCC	0.98324	0.294118
Node100!!21::VCC	VCC	0.983623	0.294118
Node15!!32::VCC	VCC	0.983653	0.294118
Node96!!34::VCC	VCC	0.983578	0.294118



- Identify voltage drop on each pin of the IC
- Found design weakness through current density and vector
- Report generation for customer review



# DC IR Drop – Electrical Analysis






# DC IR Drop – Current Distribution



# PWR/GND Impedance

Impedance (Ohm)


Impedance vs. Frequency




- Check PWR/GND plane impedance.
- Through gene calculation, optimize impedance by placing correct capacitors on correct location.
- Input and transfer impedance as indicators for power integrity analysis.




# Decap Loop Inductance



- Check loop inductance (including trace escape from decap pads, vias and P/G loop to IC) for each decap



# IC Device Power Pin Inductance



- Help to indentify the weak pins by measuring the inductance of each pin and analyzing the capacitors placement effect to pins.



# Summary

- Either SI/PI design check or sign-off TD simulation can help to find out design potential risks or problems.
- Facing multiple customer boards design with secured design quality, design checking is an alternative with efficiency and cost balanced.
- Rather than geometry DRC rules check, EM based design check helps you to find out design problems and assess the consequence through what if.





THANKS

