

An Alternative Approaching for Design Verification

Nemo Hsu

4/Jul/2014



Agenda

- What is DRC?
- What does DRC forget to tell you?
- What are Questions in Mind?
- Allegro SI Base with SPEED2000
- Allegro PI Base with OptimizePI





What is DRC?





What is DRC?

- A bunch of design rules need to implement in your design.
- To check and verify layout rules, to meet design requirements.
- It's hard to make sure layout meets the origin of design.





What is DRC?

- There are four types of net-based rules and one board base:
 - Spacing Constraint Set: Clearances between lines, pads, vias, and copper areas (shapes) on different nets.
 - Physical Constraint Set: Line width and layer restrictions
 - Same Net Spacing Constraint Set: Clearances between lines, pads, lacksquarevias, and copper areas (shapes) on the same net.
 - **Electrical Constraint Set:** Performance characteristics (crosstalk and propagation delay).-.
 - **Design Manufacturing Checking:** • Soldermask, Package, Pastmask
- Wiring
- Vias
- Impedance
- Min/Max Propagation Delays · 田田
- Total Etch Length ·III
- Differential Pair
- **Relative Propagation Delay**



Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

Spacing Constraint Set

Reference Plane Spacing Clearance









- EMI
- Impedance mismatch





Plane Crossing



- EMI
- Return current path
- Impedance mismatch
- Signal degradation





Parallelism on Adjacent Layers





Crosstalk



© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

Trace Spacing Distribution











© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

Routing in Connector/Breakout Area



- Impedance mismatch
- Crosstalk





GND Stitching Vias



Return current path

- EMI
- Signal degradation





Cline Length Matching (diff. pair)



Common mode noiseEMI





General Rules for Differential Pair 1/2







- Common mode noise
- Return current path





General Rules for Differential Pair 2/2



- Skew
- Impedance mismatch
- EMI

Graser®







Test Point





- Impedance mismatch
- Signal reflection







What Does DRC forget to tell you?

Skipper Liang Principal Application Engineer, ASI/SPB 2014.07.04

Current Demand of Electrical Design





Complex Simulation Flow for System Verification



Time Consuming for TD Simulation

Voltage (V)



- In general, design sign-off is verified through TD simulation.
- Advanced SI/PI analysis completion relies on experienced and well trained engineer with EDA tools investment.

What Are Signal and Power Integrity Addressed Today



What Are Signal and Power Integrity Addressed Today

 Interaction between the signal and power distribution systems



Resonance on power/ground planes



 Low P/G resistance (DC) and impedance (AC) 1









Simulation and Design Rule Check

- All designs is supposed to be 100% covered by simulation result.
- Simulation results will be derived into rules and applied to similar designs.
- The rest customized part will be covered by simulation.
- The DRC usually contains only the dimensions information, such as length, width, distance, spacing...etc.
- What does this dimension constraint/DRC forget to tell you?

Design Rule Check

About SI – 1. RLGC information

Hileg Eile Edi	ro PCB Design GXL (legacy): E6000_A01_P001. t View Add Display Setup Shape Logic Pla	_0828_1517 ce FlowPla <u>n</u>	.brd Project: D:/E6000_A01_P001_082 Route Analyze Manufacture Tools Help	3_1517	-	-			de/
	Allegro Constraint Manager (connected t	Allegro PCE	B Design GXI (legacy) 16 6) [E6000_A01	P001 0828 15	nna 🔍 💌 🖛	Nets: All Laver		08281	cinixlo 🗛 🗴 😹
	File Edit Objects Column View Analyze	<u>A</u> udit <u>T</u> ools	<u>Window H</u> elp				C	ādence - d	
			🔽 👍 🕽 s 🕽 s 🔚 🌾	A b #	🔆 🍙		6 🖌 🕅 🕅	Va % 🛛 🖨	
EP	Worksheet selector 🕺 👻 🗙	E6000	A01 P001 0828 1517			•			
(U 1)	Electrical		Objects	Peferenced	Line	Width	Neck	U	
(#III)	Physical Physical Physical	Type S	Name	Physical CSet	Min mil	Max mil	Min Width Max mil	Gather	her C
	All Layers	*	*	*	*	*	* *	*	- I I I I I I I I I I I I I I I I I I I
J	P P Net	Net	M_B_CK_DN3	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
1	All Layers	Net	M_B_CK_DP1	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
.E	Al Layers	Net	M_B_CK_DP2	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	9 Dete
AL		Net	M_C_CK_DN0	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
" > +ĭ		Net	M_C_CK_DN1	WIN6.5-8D5/A	6.50:8.00:8.00	6.50:8.00:8.00	0.00 500.0	0 Ignore	
>		Net	M_C_CK_DN2 M_C_CK_DN3	WIN6.5-8D5/A WIN6.5-8D5/A	6.50:8.00:8.00 6.50:8.00:8.00	6.50:8.00:8.00 6.50:8.00:8.00	0.00 500.0	0 Ignore 0 Ignore	
-		Net	M_C_CK_DP0	WIN6.5-8D5/A	6.50:8.00:8.00	6.50:8.00:8.00	0.00 500.0	0 Ignore	
-		Net	M_C_CK_DP1 M_C_CK_DP2	WIN6.5-8D5/A WIN6.5-8D5/A	6.50:8.00:8.00. 6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore 0 Ignore	
25		Net	M_C_CK_DP3	WIN6.5-8D5/A	6.50:8.00:8.00	6.50:8.00:8.00	0.00 500.0	0 Ignore	e
ጫ		Net	M_D_CK_DN0	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
		Net	M_D_CK_DN2	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
		Net	M_D_CK_DN3	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
		Net	M_D_CK_DP1	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
-		Net	M_D_CK_DP2	WIN6.5-805/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	u ignore	
abc		Net	M_E_CK_DN0	WIN6.5-6D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
abs		Net	M_E_CK_DN1	WIN6.5-8D5/A	6.50:8.00:8.00	6.50:8.00:8.00	0.00 500.0	0 Ignore	
		Net	M_E_CK_DN2 M E CK DN3	WIN6.5-8D5/A WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore 0 Ignore	e e
2		Net	M_E_CK_DP0	WIN6.5-8D5/A	6.50:8.00:8.00	6.50:8.00:8.00	0.00 500.0	0 Ignore	
A.		Net	M_E_CK_DP1 M_E_CK_DP2	WIN6.5-8D5/A WIN6.5-8D5/A	6.50:8.00:8.00. 6.50:8.00:8.00	6.50:8.00:8.00	0.00 500.0	0 Ignore 0 Ignore	
4		Net	M_E_CK_DP3	WIN6.5-8D5/A	6.50:8.00:8.00	6.50:8.00:8.00	0.00 500.0	0 Ignore	e
~		Net	M_F_CK_DN0	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
1		Net	M_F_CK_DN2	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
101		Net	M_F_CK_DN3	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
		Net	M_F_CK_DP1	WIN6.5-8D5/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 Ignore	
* N e		Net	M_F_CK_DP2	WIN6.5-8D5/A	6.50:8.00:8.00	6.50:8.00:8.00	0.00 500.0	0 Ignore	
~		NCIS	M_F_CK_DP3	WIN6.5-805/A WIN6.5-8/A	6.50:8.00:8.00.	6.50:8.00:8.00	0.00 500.0	0 ignore	e
9 7 8		NCIs	⊞ D3-DQS_W6.5-8D5/A_PH (216) □ □	WIN6.5-8D5/A	6.50:8.00:8.00	6.50:8.00:8.00	0.00 500.0	0	
Pein ≥		NCIS	H D3-DQ_W6.5-8/A_PH (432) EMI-FLASH W4-4.5/A PH (69)	WIN6.5-8/A WIN4-4.5/A	6.50:8.00:8.00 4.00:4.50:4.50	4.00:4.50:4.50	0.00 500.0	0	
		NCIs	FPGA-ADDCTRL_W4-4.5/A_PH (46)	WIN4-4.5/A	4.00:4.50:4.50.	4.00:4.50:4.50	0.00 500.0	0	
1.	Spacing	NCIS		VVIN3.8-4.4D WIN3.8-4.4D	3.80:4.40:4.40.	3.80:4.40:4.40	0.00 500.0	0	
10.	Same Net Spacing Properties	NCIS	FPGA-DQ W4-4.5/A PH (20)	WIN4-4.5/A	4.00:4.50:4.50.	4.00:4.50:4.50	0.00 500.0	0	
5	M DRC	Physical Net							
	Bit pick. 0004.00 4023.00	p nysical Net (G0331030Q_W0130JA_FIT					J SINC J XIVE	
	Command >								
Idle									Bottom 8940.00, 4526.00 P A General edit Off DRC 1

 In a well-controlled design, with/without DRC only tells you if the width/spacing follows rules or not. But how's the RLGC information?

About SI – 1. RLGC information



- The generation of equiv. RLGC circuit needs EM calculations.
- Simple design rule check for dimension will not tell you the RLGC value.
- Try to imagine the following case:



© 2013 Cadence Design Systems, Inc. All rights reserved. 24

Talk about impedance Z₀, let's see the following case:

After simulation, you set the trace width to be 5 mil in the constraint system to achieve the impedance you want. Of course, the following picture will show no DRC violation. But if this is a 2-layers design and...



© 2013 Cadence Design Systems, Inc. All rights reserved. 25

You will concerned about:



Now, you're not satisfied with simply trace width constraint or the related **DRC** violation warning. You feel you probably need **simulation** or other way to tell you:

The Exact Impedance Z₀ along the whole trace~

Talking about crosstalk, you probably follow the 3W rule – set the spacing between adjacent traces to 3 times the width of the trace as the following:



The 3W rule may works well for the following structure:



No DRC violation No Xtalk issue

But if the stack-up looks like the following, will 3W rule still works well?



No DRC violation No Xtalk issue

Now, you're not satisfied with simply spacing constraint or the related **DRC** violation warning. You feel you probably need **simulation** or other way to tell you:

How Much the Coupling is

W

The concept of "Channel Response" is

$$y(t) = h(t) * x(t) = \int_{-\infty}^{+\infty} h(\tau) \cdot x(t-\tau)$$

here	<i>y(t)</i>	is the output
	x(t)	is the input
	h(t)	is the system
	*	is convolution

After Fourier Transform

$$\begin{split} Y(f) &= H(f) \cdot X(f) \\ \text{where} \qquad & Y(f) = F[y(t)] \\ & X(f) = F[x(t)] \\ & H(f) = F[h(t)] \end{split}$$







After Inverse Fourier Transform, all reflection, NEXT and FEXT will be observed on time domain.



And the matrix h(t) and it's Fourier Transform H(f) is called SI Matrix

With **SI Matrix**, you have all information – *coupling* and *impedance mismatching* – of your system. **But how to get this matrix without bunch of simulation?**

About PI – 1. IR Drop

• The resistance of copper causes the drop of voltage during the power delivery.



- The wider the power plane is, the less its resistance is, and then the less the voltage drop is.
- There's once a thumb rule for the width of power plane:

40 mil width for 1A, at least

For Example: A CPU will consume 100A at most, so the Vdd plane of the CPU should be at least as wide as:

 $100(A) \times 40(mil / A) = 4000(mil) = 4(inch)$

About PI – 1. IR Drop

• Question 1: 4inch for both 1oz copper and 2oz copper?



- Question 2: If there're multiple layers for the power delivery, how is the rule?
- Question 3: If the thickness of the layers used for power delivery is different, how is the rule?

Now, you're not satisfied with the simple thumb rule to set the width of power plane, and either, you don't want to use the related DRC violation to judge you design safe or not. You want to know the exact:

Current Density and IR Drop

About PI – 2. Zpwr/gnd





About PI – 2. Zpwr/gnd



The lower Z_{pwr/gnd} is, the better. Z_{pwr/gnd} should be under Z_{target}, where:





No constraint or DRC will help you to control the power ground impedance.

Now you want to have a design checking mechanism to tell you the excact value of Z_{pwr/gnd} and if:

 $Z_{pwr/gnd} \leq Z_{t\,arg\,et}$

About PI – 3. Loop Inductance of DeCap

Talking about loop inductance of DeCap, you would like to know:

• The loop inductance caused by capacitor pad layout:



• The loop inductance caused by the current loop:



About PI – 4. Power Pin Inductance

Power Pin Inductance:



The Inductance is the lower the better:



Now you want to have a design checking mechanism to tell the exact value of:

DeCap's Loop Inductance and Power Pin Inductance

What are Questions in Mind?





What are Questions in Mind?

- DRC only provides the MINIMUM requirement of design.
- Follow design guide means good design quality?
- Is it possible to help your customers to fix problem through TD simulation one by one?
- Will be a financial burden to own EDA tools and invest SI/PI engineers?





Any alternative to secure design quality without performing complex simulation?





© 2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

What is Design Checking?





Design Checking Through EM Simulation

- All SI/PI issues we addressed can be reflected through electrical characteristic parameters, like R, Z, L, NEXT/FEXT coefficient...
- Post process EM simulation result (S-parameter) and provide more intuitive information to show design weakness for improvement.







© 2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

Allegro SI Suite





Allegro SI Base with SPEED2000

Highlights

- Detailed Trace Impedance and Coupling check
- Provide SI Metrics Check
- Checking and Modifying in One Tool

Allegro SI

- Very powerful to do layout modification
- Unique function to do trace impedance check and coupling check in one tool
- Capability to import multiple layout format from EDA tools



Trace Impedance and Coupling check



Speed2000

- Unique animation of transient field propagation across PCBs and packages
- Exceptional layout based signal integrity simulation including non-ideal power and ground systems
- Only solution for EMC simulation with nonlinear drivers and receivers







SI Checking Flow



© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

Trace Impedance Check

Visual plot



• Visually or tabular result for trace impedance check that shows trace segments mismatch with target impedance.





Trace Impedance Check

Cross Probing

Graser



• Cross probing allows you to identify defects quickly.



© 2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

Trace Impedance Check

Tabular Results

Net count	Net name	No. of segments without reference	No. of trace reference discontinuities	No. of vias	Maximum Impedance (Ohm)	Minimum Impedance (Ohm)	Dominant Impedance (Ohm)	Dominant Imp Length (%)	Trace total length (mil)	Trace delay(ns)
1	P3E SLOT2 TX C DN0	1	3	2	144.946	56.449	56.449	92.921	1633.158	0.233
2	P3E_SLOT2_TX_C_DN1	1	3	2	144.946	56.449	56.449	93.168	1583.722	0.225
3	P3E_SLOT2_TX_C_DN2	1	3	2	144.946	56.449	56.449	93.186	1575.168	0.224
4	P3E_SLOT2_TX_C_DN3	1	3	2	153.005	63.836	63.836	93.074	1549.678	0.220
5	P3E_SLOT2_TX_C_DN4	1	1	2	63.836	63.836	63.836	94.228	1513.121	0.214
6	P3E_SLOT2_TX_C_DP0	1	3	2	144.946	56.449	56.449	92.923	1633.643	0.233
7	P3E_SLOT2_TX_C_DP1	1	3	2	144.946	56.449	56.449	93.221	1583.404	0.225
8	P3E_SLOT2_TX_C_DP2	1	3	2	144.946	56.449	56.449	93.184	1574.865	0.224
9	P3E_SLOT2_TX_C_DP3	1	3	2	153.005	63.836	63.836	93.059	1546.528	0.219
10	P3E_SLOT2_TX_C_DP4	1	1	2	63.836	63.836	63.836	94.221	1511.225	0.214
11	P3E_SLOT3_TX_C_DN0	1	1	1	56.449	56.449	56.449	94.142	1490.958	0.211
12	DE CLOTE TV C DNI	1	•	1	FC 110	FC 110	FC 110	04.057	1100 013	0.208
•	Cross moat?									
										0.209
	Any trace se	amor	nt mism	ato	h? Cr	oee m	oat?			0.225
		ginei	it mom	aic		033 11	Ual:			0.214
	T									0.203
•	Ioo much breakout neck length?									0.212
•	 Too much MS/SL routing difference in a group? 									
	• The same trace length means the same trace delay?									0.225
	The same trace length means the same trace delay?									0.214
	Deuting on MO/OL been different treese deler									0.203
	 Routing on MS/SL has different trace delay. 									0.212
										VILLE



Trace Coupling Check

Cross probing helps to resolve issue intuitively





© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

Trace Coupling Check

Net count	Net name	Aggressor net with max coupling	Max coupling coefficient	% length with max coupling	% length with coupling coef >0.05	% length with coupling coef 0.001~0.05	Total coupling index (mm-%)
1	P3E_SLOT2_TX_C_DP0-P3E_SLOT2_TX_C_DN0	P3E_SLOT2_TX_C_DP1	0.163%	40.183		40.183	2.605
2	P3E_SLOT2_TX_C_DP1-P3E_SLOT2_TX_C_DN1	P3E_SLOT2_TX_C_DP2	0.573%	1.132		43.513	2.941
3	P3E_SLOT2_TX_C_DP2-P3E_SLOT2_TX_C_DN2	P3E_SLOT2_TX_C_DN1	0.573%	1.138		34.387	2.668
4	P3E_SLOT2_TX_C_DP3-P3E_SLOT2_TX_C_DN3	P3E_SLOT2_TX_C_DN2	0.125	46.798		15.328	2.177
5	P3E_SLOT2_TX_C_DP4-P3E_SLOT2_TX_C_DN4	PBE_SLOT2_TX_C_DNB	0.125%	15.686		15.686	0.754
6	P3E_SLOT3_TX_C_DP0-P3E_SLOT3_TX_C_DN0	P3E_SLOT3_TX_C_DP1	0.156%	45.886		45.886	2.881
7	P3E_SLOT3_TX_C_DP1-P3E_SLOT3_TX_C_DN1	P3E_SLOT3_TX_C_DN0	0.147%	46.545		56.715	3.440
8	P3E_SLOT3_TX_C_DP2-P3E_SLOT3_TX_C_DN2	P3E_SLOT3_TX_C_DN1	0.156%	42.769		71.100	4.302
9	P3E SLOT3 TX C DP3-P3E SLOT3 TX C DN3	P3E_SLOT3_TX_C_DN2	0.156%	55.397		60.345	3.541
10	P3E_SLOT3_TX_C_DP4-P3E_SLOT3_TX_C_DN4	P3E_SLOT3_TX_C_DP5	2.808%	26.979		68.281	47.643
11	P3E_SLOT3_TX_C_DP5-P3E_SLOT3_TX_C_DN5	P3E_SLOT3_TX_C_DN4	2.810%	28,293		71.503	54.733
12	P3E SLOT3 TX C DP6-P3E SLOT3 TX C DN6	P3E SLOT3 TX C DN5	2.810%	30.093		62.280	45.025
13	P3E_SLOT3_TX_C_DP7-P3E_SLOT3_TX_C_DN7						



Through this test, you will see,

- Tight coupling pairs
- Max coupling aggressor
- Dangerous vs. safe coupling
 →18X (= 2.81% / 0.156%)





Trace Reference Check (Including co-planar)

Trace Reference Plot (expanded)



- <u>Trace cross layer reference</u> shows the net names for the reference plane shapes directly above and below the corresponding trace segment
- <u>Trace coplanar reference</u> shows the net names for the reference plane shapes next to the corresponding trace segment on the same layer



SI Channel Check



- Signal quality is affected by crosstalk among signals, EM coupling between signal and P/G planes and non-ideal return current path.
- The linear source and load are applied automatically for signal TD simulation
- Post process result waveforms (signal waveform, NEXT/FEXT waveforms) into signal to noise ratio for signal quality judgment





SI Channel Check









	INT_Sig	INT_ISI	INT_XTK	P-eye	P-ratio
RX3 w/ vold	67.84	104.59	5.12	41.87	0.62
RX3 w/o vold	86.00	54.64	5.00	26.36	1.44

An example shows the trace segment is over the void that causes impedance discontinuity and leads to worse signal quality

I. The Graser logo are trademarks of Graser Technology Co., Ltd.

Voltage (V)

0.8

Allegro PI Suite





Allegro PI Base with OptimizePI

Highlights

- Detailed IR Drop Analysis
- Power Plane Impedance and Loop Inductance Analysis
- Automatic Report Generation

Allegro Pl

- Very powerful to do layout modification
- Unique function to do IR drop analysis
- Capability to import multiple layout format from EDA tools.



OptimizePI

- Automated decap optimization and verification features
- Clear presentation of economic benefits from decap optimization
- Flexibility in meeting targeted objectives (performance, cost, area ...)



Automated positioning of EMI decaps





PI Checking Flow





© 2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

DC IR Drop

Graser



- Identify voltage drop on each pin of the IC
- Found design weakness through current density and vector
- Report generation for customer review

© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

DC IR Drop – Electrical Analysis





© 2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

DC IR Drop – Current Distribution



© 2014 Graser Technology Co.,Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co.,Ltd.

PWR/GND Impedance

Impedance (Ohm)



Impedance vs. Frequency

PACKAGE_8_ngnd_Original Scheme
 PACKAGE_8_ngnd_Scheme1
 PACKAGE_8_ngnd_Threshold
 PACKAGE_8_ngnd_TargetZ
 PACKAGE 8_ngnd_HardConstraint



- Check PWR/GND plane impedance.
- Through gene calculation, optimize impedance by placing correct capacitors on correct location.
- Input and transfer impedance as indicators for power integrity analysis.



Decap Loop Inductance

Graser



 Check loop inductance (including trace escape from decap pads, vias and P/G loop to IC) for each decap



© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

IC Device Power Pin Inductance



 Help to indentify the weak pins by measuring the inductance of each pin and analyzing the capacitors placement effect to pins.



© 2014 Graser Technology Co., Ltd. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd.

Graser

Summary

- Either SI/PI design check or sign-off TD simulation can help to find out design potential risks or problems.
- Facing multiple customer boards design with secured design quality, design checking is an alternative with efficiency and cost balanced.
- Rather than geometry DRC rules check, EM based design check helps you to find out design problems and assess the consequence through what if.





THANKS



