



# OrCAD® PCB Designer 佈線與訊號阻抗驗證



# What's OrCAD PCB Designer?

- OrCAD® PCB Designer is powerful, tightly integrated PCB design technologies
  - Include Capture schematic
  - Constraint Manager setting
  - PCB editing and routing
  - Signal integrity and auto routing
  - Optional mixed-signal circuit simulation



## OrCAD Capture CIS Support

#### Powerful Schematic Entry

 Streamline the creation of your more complex schematic designs with hierarchical and reuse design capabilities



## **OrCAD** Capture CIS Support

#### Powerful part management

OrCAD® Capture CIS (Component Information System) provides easy \_ access to your company's component databases and part information.

OrCAD Capture CIS - [Part Manage File Design Edit View Tool	er - BENCH_ALLEGRO_VA02.DSN s <u>P</u> lace SI A <u>n</u> alysis <u>A</u> ccessor	:1] ries <u>R</u> eports	Options GraserW	ARE <u>W</u> indow !	<u>H</u> elp					cādence®
1 E E E X O Ê 5 c	CAP - Q Q		U? 🗐 💽 🖻 🛢			•	M - ( )			
	* 🏷 🍯 🕜 🕞 💷 🗄	는 옷 날 까	M 11 H-1 I	ĩ						
nch_allegro_va02	Start Page 🛐 B 🕅 I	Part Mana								
PCB	D:\TESTDSN\BENCH A	#	Schemati	Part Refe	Value	PCB Foot	Part Num	A Part Status	Database	Source L ^
🗅 File 🍕 Hierarchy	🖶 🗀 Groups	52	BENCH : D	~ R42	10K	res400	ERJ-8GEYJ103V	Approved:	Resistor	
Design Resources	- Common	53	BENCH : D	~ R49	1K	smdres	ERJ-8GEYJ102V	Approved:	Resistor	D:\TESTDSN
🖶 🙀 .\bench_allegro_va	🖻 🧰 Video Filter	54	BENCH : D	~ R46	1K	smdres	ERJ-8GEYJ102V	Approved:	Resistor	D:\TESTDSN
BENCH	🗀 Assembly #1	55	BENCH : D	~ R48	20K	smdres	ERJ-8GEYJ203V	Approved:	Resistor	D:\TESTDS
	Assembly #2	56	BENCH : D	~ R55	10K	res400	ERJ-8GEYJ103V	Approved:	Resistor	D:\TESTDS
	BOM Variants	57	BENCH : D	~ R54	10K	res400	ERJ-8GEYJ103V	Approved:	Resistor	D:\TESTDSN =
	NEW BOM1	58	BENCH : D	~ R47	10	smdres	ERJ-6GEYJ100V	Approved:	Resistor	DINTESTOS
	Video Eilter Ar	59	BENCH	96 W	HEADER50	UNDEFINED	60-00042	Approved:	Misc	DINTESTOS
	New BOM2	60	BENCH	52	BERG2	UNDEFINED	70-00029	Approved:	Misc	DUTESTOS
		61	BENCH	~ R62	10K	res400	FRI-8GEV1103V	Approved:	Resistor	
🖃 🛅 Design Cache	Video Filter As	62	BENCH	@ 1101	70uH	UNDEFINED	80-00090	Approved:	Misc	C'\CADENC
		63		~ R103	10K	res400	ERI-8GEV1103V	Approved:	Resistor	C'\WINDOV
		64	BENCH : A	~ P101	10	smdres	ERI-3GSVI100V	Approved:	Resistor	C:\WINDOV
=================================		65		~ P102	10	smdres	ERI-365VI100V	Approved:	Resistor	CADENC
		66		W P101			60.00027	Approved:	Micc	CUMINDOV
		67		9 TP101	TESTROINT		60-00037	Approved:	Misc	C:\WINDOV
		69		1 11107	6264	dip20.2	20,00062	Approved:	IC	C:\WINDOV
		60		E U104	6264	dip20_3	20-00062	<ul> <li>Approved:</li> </ul>		C.WINDOV
		70		E U101	6264	dip20_3	20-00062	<ul> <li>Approved</li> <li>Approved:</li> </ul>	IC IC	C.\WINDOV
		71		E U102	6264	dip20_3	20-00062	<ul> <li>Approved:</li> </ul>	IC IC	C:WINDOV
		72		1 U105	6264	dip20_3	20-00062	Approved:	IC IC	C:\WINDOV
		72	BENCH : A	臣 1103	7201	dip16_2	20-00082	<ul> <li>Approved</li> </ul>	IC IC	C.WINDOV
⊅ 74ALS273 :		75		± 0105	/201		20-00042	<ul> <li>Approved:</li> </ul>	Miss	C.(WINDOV
		74		-1105	Jumper 7201	din16.2	22-00029	<ul> <li>Approved:</li> </ul>	IVIISC	C. (CADEINC
		75		-0106 -0101			20-00042	<ul> <li>Approved:</li> </ul>	Miss	C.WINDOV
		70	BEINCH : A	E U110	RA-LED	din 20. 2	40-00017	<ul> <li>Approved:</li> </ul>	IVIISC	C:\WINDOV
		70	BEINCH : A		74AL5245	uip20_3	20-003297	<ul> <li>Approved:</li> </ul>		C.(WINDOV
		/8	BENCH : A	-fl 1102	74AL5273		20-81432	<ul> <li>Approved:</li> </ul>	IC.	C:\WINDOV
· · · · · · · · · · · · · · · · · · ·		/9	BENCH : A	-== J102	Jumper	UNDEFINED	22-00029	Approved:	MISC	C:\CADENC -
		•								Þ

## **Pre-Simulation**

 Easy to perform quick and accurate SI analysis on nets in OrCAD® PCB Designer. Impendence Control - Terminator



## **Pre-Simulation**

 Easy to perform quick and accurate SI analysis on nets in OrCAD® PCB Designer. Impendence Control - Terminator



## **Constraint Setting**

- Constraint Manager Setting
- Layer Set DRC and Routing
  - layer set functionality insures layer constrained nets are routed to wiring

File Edit Objects Column Vi	ew An	halyze Audit Tools	Window He		🠔 🏭 #	- 5 ×	-	
Flectrical						Static Phase	t i	
🖃 🗀 Electrical Constraint Set		Objects	Referenced	Gather Length Ignore Max	Actual Margin	Tolerance		
Bouting	Type	S Name	Electrical CSet	Control mil mil	mil mil	Actual N		
- Wiring	*	* *	*	* * *	* *	* * *		
Impedance	Dsn	OR2ALG1_V2P1		File Edit Objects Column View	Analyze Audit Tools	Window Help		
Min/Max Propagation De	ОТур	Buses		1 4 4 6 1 8	8. 8. IV V	W W 17 17		
Total Etch Longth	Bus	ELED_BUS (16)		× ₩ 🖬 👘 - ₩	No Na 19 H	o Vir Ha 🝓 🝓 🗮 🖛 🕇		
Differential Dair	ОТур	Diff Pairs		Worksheet Selector 6" ×	layer_sets			
	DPr	DP1		Flectrical	Objects	Topology	Stub	
e 😐 Net	Net	DIFF A+		Electrical Constraint Set	Ubjects	Verify	Length Layer Sets	
Routing	Net	DIFFA-		B Routing	Type S N	ame Schedule	mil	
Wiring	ОТур	XNets/Nets		- Mi Winng	Den I E Inver			
Impedance	Net	+12V		Min/Max Propagation Delays	ECS AD_B	JS TEMPLAT	E 300.00 1s3-4:1s6-7	
Min/Max Propagation D	Net	CLK		- III Total Etch Length	ECS DIFF		183-4	
Total Etch Length	Net	DIS		- Differential Pair				
Differential Pair	Net	GND		👜 🛅 Net				
	Net	GUV		i Routing				
Relative Propadation De	Net	N01389		- Se Winng				
	Net	N01391		Min/Max Propagation Delays				
	Net	N01393		- I Total Etch Length				
	Not	N03295		- III Differential Pair				
	Not	N03503		Relative Propagation Delay				
	Net	N06750						
۰ TTT	Net	N06781						
+lt Physical	Net	N06914						1 1
Le Spacing	Net	N07119						
Come Net Specing	Net	N07713						
	Net	N106934						
Properties		Impedance MinM	av Drono action	Deleve / T / "				 _
DRC		Impedance A IVIII/IVI	ax Propagation	Delays A I		r	]	
				Idle	DRC	ync on. XNET	1	
							Grasor	
							Glaser	
							licor	
							Conform	 -

#### OrCAD PCB/CM - Min/Max Propagation Delay



Graser User Conference

#### **OrCAD PCB/CM - Relative Propagation Delay**

rksheet sele	Electrical cdn_desi	gn1 mate	h_routed								
🝃 Electri	🚰 Allegro Constraint Manager (connected to	Allegro	PCB Designer 16.5) [cdn_desi	gn1match_routed] - [Electrical: Net	ts: Routi	ng [cdn_design1ma	atch_routed] ]				
🖷 Sig	File Edit Objects Column View Analy	yze <u>A</u> ud	it <u>T</u> ools <u>W</u> indow <u>H</u> elp								
inin Tim			- <b>(</b> ).	🌆 🐔 🖦 🔺 🌞 👔		V6 V6 V6	Y, Y, V	G 🐒 🖡	<b>-</b> - 1	÷ (	
🏢	tworksheet selector	cdn_	design1match_routed								
🔳	Electrical						Relative Del	ay		Longth	Dolay
	Electrical Constraint Set	Туре	Objects	Pin Pairs	Scope	Delta:Tolerance	Actual	Margin	+/-	Lengui	Delay
	in Timing		•			mil				mil	ns
🔳	Bouting		* 	*	^	•	-	-	-	·	-
🔳	Wiring	Usn	Cdn_design1match_rout	ted	Clobal	1500.00 MIL		0 MIL			
· 🔛	III Viac	MGrp	H BRIDGE_RA_MATCH (32	All Drivers/All Receive	Global	:500.00 MIL		29.47 WIL			
All ᆒ		PPr	1120 311 AMP7 T 1 [] 4	AMP71	Local	1000 00 MI	1000-00 MU	0 MIL		9724.64	1.783
Not	Impedance	PPr	U20.31:LAMP7.T.2 [L	AMP71	Local	:1000.00 MIL	1000.00 MIL	0 MIL		10724 64	1.967
	IVIIn/IVIAX Propagation Delays	PPr	U20.32:LAMP6.T.1 [L	AMP61	Local	:1000.00 MIL	379.01 MIL	620.99 MIL	8	10476.74	1.917
	I otal Etch Length	PPr	U20.32:LAMP6.T.2 [LA	AMP6]	Local	:1000.00 MIL	379.01 MIL	620.99 MIL	3	10097.73	1.847
	Differential Pair	PPr	U20.33:LAMP5.T.1 [LA	AMP5]	Local	:1000.00 MIL	97.99 MIL	902.01 MIL	8	9609.40	1.760
	Relative Propagation Delay	PPr	U20.33:LAMP5.T.2 [LA	AMP5]	Local	:1000.00 MIL	97.99 MIL	902.01 MIL	8	9511.41	1.742
	in All Constraints	PPr	U20.34:LAMP4.T.1 [LA	AMP4]	Local	:1000.00 MIL	224.01 MIL	775.99 MIL	8	9552.31	1.749
	🖻 🗁 Net	PPr	U20.34:LAMP4.T.2 [L4	AMP4]	Local	:1000.00 MIL	224.01 MIL	775.99 MIL	8	9328.30	1.708
	🗄 📲 Signal Integrity	PPr	U20.35:LAMP3.T.1 [LA	AMP3]	Local	:1000.00 MIL	737.00 MIL	263 MIL		9955.78	1.767
	i Timing	PPr	U20.35:LAMP3.T.2 [LA	AMP3]	Local	:1000.00 MIL	737.00 MIL	263 MIL	8	10692.78	1.952
	E-Routing	PPr	U20.36:LAMP2.T.1 [LA	AMP2]	Local	:1000.00 MIL	521,49 MIL	478.51 MIL		9195.54	1.684
	III Wiring	PPr	U20.36:LAMP2.T.2 [L4	AMP2]	Local	:1000.00 MIL	521.49 MIL	478.51 MIL	2	9717.03	1.779
	Vias	PPr	020.37:LAMP1.1.1 [LA	AMP1	Local	:1000.00 MIL	14.53 MIL	985.47 IVIL		9647.18	1.765
	Impedance	PPr	U20.37:LAMP1.1.2 [LA	AMPO	Local	:1000.00 MIL	14.53 IVIL	985.47 WIL		9632.65	1./62
	Min/Max Propagation Delays	DDr	U20.36:LAMP0.1.1 [LA	AMPOI	Local	:1000.00 MIL	279,99 MIL	720.01 MIL		9102.40	1.077
	Total Etch Length	MGrn		All Drivers/All Receive	Global	-300.00 MIL	213,33 MIL	6 47 MI	8	3432.44	1.720
	Differential Pair	Net	T XCVR RX N<0>	All Drivers/All Receivers	Global	300.00 MI		15.99 MII			-
	Balative Propagation Delay	Net	T XCVR RX N<1>	All Drivers/All Receivers	Global	:300.00 MIL		104.54 MIL			1
	Relative Propagation Delay	Net	T XCVR RX N<2>	All Drivers/All Receivers	Global	:300.00 MIL		6.5 MIL			1
		Net	XCVR_RX_N<3>	All Drivers/All Receivers	Global	:300.00 MIL		34.89 MIL			1
		Net	XCVR_RX_N<4>	All Drivers/All Receivers	Global	:300.00 MIL		6.47 MIL			
		Net	XCVR_RX_N<5>	All Drivers/All Receivers	Global	:300.00 MIL		8.23 MIL	8		3
		Net	XCVR_RX_N<6>	All Drivers/All Receivers	Global	:300.00 MIL		7.76 MIL	8		3
		Net	XCVR_RX_N<7>	All Drivers/All Receivers	Global	:300.00 MIL		47.71 MIL			3
	+(+ Physical	Net	XCVR_RX_N<8>	All Drivers/All Receivers	Global	:300.00 MIL		109.11 MIL			
	Spacing	Net	XCVR_RX_N<9>	All Drivers/All Receivers	Global	:300.00 MIL		36.13 MIL			
	🖳 Same Net Spacing	Net	H XCVR_RX_N<10>	All Drivers/All Receivers	Global	:300.00 MIL		67.15 MIL			1
	Properties	I Net	Total Etch Length & Di	fforential Pair A Relative Propa	i Giobal ration I			126.24 MIL	<u> </u>	I	1
	M	النبني	Town Don Dengur A DI.	incientian Alterative Hopa	ganon I	Joing /			_		



#### OrCAD PCB/CM - Differential Pair

	Uncouple	ed Length			St	tatic Phase		Min Line		(	Coupling Pa	rameters		
Gather	Length Ignored	Max	Actual	Margin	Tolerance	Actual	Margin	Spacing	Prim. Gap	Prim. Width	Neck Gap	Neck Width	(+)Tol.	(-)Tol.
Control	mil	mil	mil	Margin	mil	Actual	margin	mil	mil	mil	mil	mil	mil	mil
*	*	*	*	*	×	*	*	*	*	*	*	*	*	*
							-60.71	0.00	0.00	5.00	0.00	0.00	0.00	0.00
Ignore		300.00			5 mil		-60.71	0.00	0.00	5.00	0.00	0.00	0.00	0.00
Ignore		300.00			5 mil		-36.98	3.80	6.00	6.00	3.90	3.40	0.10	0.10
Ignore		300.00			5 mil		-5.220	3.80	6.00	6.00	3.90	3.40	0.10	0.10
Ignore		300.00			5 mil		-40.32	3.80	6.00	6.00	3.90	3.40	0.10	0.10
Ignore		300.00			5 mil			3.80	6.00	6.00	3.90	3.40	0.10	0.10
Ignore		300.00			5 mil		-22.16	3.80	6.00	6.00	3.90	3.40	0.10	0.10
Ignore		300.00			5 mil		-12.36	3.80	6.00	6.00	3.90	3.40	0.10	0.10
Ignore		300.00			5 mil		-60.71	3.80	6.00	6.00	3.90	3.40	0.10	0.10
Ignore		300.00			5 mil		-12.51	3.80	6.00	6.00	3.90	3.40	0.10	0.10







## Support X-Net

eXtend Net



## **Embedded Net Names**

• Set net name function to display so that the net names are shown.



## **Fillet and Tapered Traces**

Use the Fillet Tapered Traces function



## Segment Over Voids

 Segment Over Voids detects cline segments crossing adjacent plane layer voids.



## Segment Over Voids

 Segment Over Voids detects cline segments crossing adjacent plane layer voids.



## Flex and Rigid Flex Technologies

- To enable a faster and more efficient flex and rigid-flex design, capabilities for flex and rigid flex design to minimize design iterations. Key flex and rigid flex features include :
  - Stack-up by zone for flex and rigid-flex designs
  - Inter-layer checks for rigid-flex designs
  - Contour and arc-aware routing



## Flex and Rigid Flex Technologies

Layer Setting



## Flex and Rigid Flex Technologies

- Component place on Rigid Flex
- Routing on Rigid Flex



## STEP Support - Mapping 3D Models

 Explore the ability to map and link a 3D STEP model to your components.





## OrCAD® Sigrity<sup>™</sup> ERC / SRC Verification



## **PCB** Design Flow



### **Product Design Requirements**



## **Spacing Constraint Set**

#### **Reference Plane Spacing Clearance**



eren

- EMI
- Impedance mismatch

# **GND Stitching Vias**

#### Return current path



terence

Signal degradation

## About SI – Impedance and Xtalk

 After pre-simulation, you set the trace width to be 5 mil in the constraint system to achieve the impedance you want. Of course, the following picture will show no DRC violation. But if this is a 2-layers design and...



## About SI – Impedance and Xtalk

• Talking about crosstalk, you probably follow the 3W rule – set the spacing between adjacent traces to 3 times the width of the trace as the following:



• The 3W rule may works well for the following structure:



## About SI – Impedance and Xtalk

• But if the stack-up looks like the following, will 3W rule still works well?



#### The gap between DRC and SI performance

- The gap between layout designers and SI engineers is huge
  - Have different design expertise
  - Using different tools
  - Measured by different units



Layout tools

Geometry domain (mil/mm)

Electrical domain (mv, ps)

Simulation tools



## Why Electrical Rule Check

- ERCs are better than DRCs for 'signal quality' validation
  - Goes beyond MINIMUM-ACCEPTANCE, GEOMETRY-BASED constraint validation
- PCB designers identify and address first-order signal quality issues



- OrCAD® Sigrity<sup>™</sup> ERC is <u>individual</u>, <u>segment-level</u> view in <u>geometry domain</u> for PCB's SI performance with
  - Trace reference
  - Trace reference-aware impedance
  - Trace reference-aware coupling
  - Differential pair routing phase
  - # of vias and via locations, ....
  - Practical for board level check

(setup, simulation, report) <2min 10-20min auto



- DRC Simplified impedance view
   <u>Two trace segments example</u>
  - 2 trace segments, same trace width, same impedance
  - You can also see trace segment length



- If you look close enough... Two trace segments example
  - Trace9047: one uniform impedance section
  - Trace9048:



#### Trace coupling

- Trace9047 is one uniform impedance section
- Trace9047 broken into 5 sections based on trace coupling
  - two no coupling sections (1 & 5)
  - two 2-line coupling sections (2 & 4)
  - one 3-line coupling section (3)

	ERC res	sults		
Trace Name	Aggressor Trace Names	Coupling Co	oefficient (%)	Length (%)
Trace9047::DQ0	-	-	← 1	1.82
Trace9047::DQ0	Trace9024::DQ1	5.3	← 2	1.46
Trace9047::DQ0	Trace9024_Auto_190::DQ1	5.3	←3	1.16
	Trace8280::DQ4	0.6		
Trace9047::DQ0	Trace9024_Auto_191::DQ1	5.3	← 4	4.10
Trace9047::DO0	-	-	← 5	3.04



#### • Trace upper / lower layer reference

- Based on upper / lower layer references
  - Trace9047  $\rightarrow$  one section
  - Trace9048  $\rightarrow$  5 sections



		ERC results		
Trace Name	Length (%)	Upper-lyr ref net name	Lower-lyr ref net name	Note:
Trace9047::DO0	11.58	GND	VDD	This is the reason why
Trace9048::DQ0	12.74	GND	VDD	there are 5
Trace9048::DQ0	1.78	VDD	VDD	impedance sections.
Trace9048::DQ0	0.11	-	VDD	
Trace9048::DQ0	0.89	GND	VDD	•
Trace9048::DQ0	1.66	GND	GND	

# OrCAD ERC/SRC Checking Flow

#### • Example : DDR3 DIMM module

- 1 buffer: U100
- 36 DRAMs: U1 U36
- 10 layers



### Easy Workflow

kflow: SPEED GENERATOR		135 A Layer Selection
- Trace Imp/Cpl/Ref Check		Signal\$TOP
yout Setup		Signal\$L2_SIGNAL
Lood Lavout File		Signal\$L3_SIGNAL
Check Stackup		Signal\$L5_SIGNAL
Prenare Nets		Signal\$L6_SIGNAL
ulation Catur		Signal\$L7_PWR/GND
ulation Setup		Signal\$L8_SIGNAL
Enable Trace Check Mode		Signal\$L9_SIGNAL
Optional: Set up Net Groups		SignalsBOTTOM
Optional: Show Net Groups		
Set up Trace Check Parameters		
Save File without Error Check		
Ilation		
Start Simulation		
ults and Report		
	an a	
Impedance Summan Table	a a cha cha cha cha cha cha manya cha cha cha cha cha cha cha cha cha ch	
Impedance Summary Table		
Impedance Detailed Table		
Coupling Summary Table		
Coupling Detailed Table		
Opper/Lower Layer Reference Tab		
Copianar Reference Table		
Impedance Layeut Overlay		
Impedance Layout Overlay		
Coupling Layout Overlay		
pedance between 2 Components		
Impedance Plot (collapsed)		
Impedance Plot (expanded)		
Impedance Table		
Impedance Layout Overlay		
upling between 2 Components 🛛 🔊		
Coupling Plot (collapsed)	4	View Only Active Layer
Coupling Plot (expanded)	Output	Display Geometry Objects By
Coupling Table	ouput	Net Color O Layer Color
Coupling Layout Overlay		
ference between 2 Components 💿	Miscellaneous Mesh - Errors   VariablesCheck	
Reference Plot (expanded)	Coutput Folder Browser	Layer Selection Net Manager
	Mouse(mm): X: 121.528, Y: 49.43	

### **Check Stackup**

View Filters		VISIONIEV				ERC - Tra	ice Imp/Cp	/Ref Check		3					
View Filters												100 5	Signal\$L2 S	IGNAL	
					Last	Layout	Setup		<u> </u>			🤓 S	Signal\$L3_S	IGNAL	
					-	Layer M	anager -> S	tack Up							
Types >>	Thickness >>	Phy	IS A Notice S A Notice		Dr. (1)	Stack U	Jp Pad Stack								
Layer Function	Value mm	Layer ID	1 SUCCESSION OF			Layer #	Color Lay	r Icon 🛛 Layer Name	Thickness	Material	Conductivity	Fill-in Dielectric	Er	Loss Tangent	t S
	*	*	t Distantata 6 Distantata Distantata			1		Medium\$40	0.038	SOLDERMASK	0	1	2	0	DI
Dielectric	0.038		C C C C C C C C C C C C C C C C C C C			1		Medium\$42	0.04318	NPG-170 PP	5.959e+007		3	U	Pl
Plane	0.04318	1	C Hatastata			2		Signal\$L2_SIG	NAL 0.03048	COPPER	5.959e+007	7	3.85	0	Si
Dielectric	0.057		N SUCCESSION OF					Medium\$44	0.065	NPG-170_PP	0				
Conductor	0.03048	2	C Statustata	والشحي والمحيد		3		Signal\$L3_SIG	NAL 0.03048	COPPER	5.959e+007	1	3.85	0	S
Dielectric	0.065	3	N halan					Medium\$46	0.074	NPG-170_PP	0				
Dielectric	0.074	5	Ň			4		Signal\$L4_PW	R/GND 0.03048	COPPER	5.959e+007		3.85	0	Pl
Plane	0.03048	4	C≡					Medium\$48	0.075	NPG-170_(C	0	1	2.01	0	
Dielectric	0.075	6	N					Medium\$50	0.363	NPG-170 PP 1	0		3.91	U	3
Dielectric	0.363	5	N			0		Signal\$L6 SIG	NAL 0.01524	COPPER	5.959e+007		3.91	0	S
Conductor	0.01524	6	c					Medium\$52	0.075	NPG-170_(C	0				
Dielectric	0.075		N			7		Signal\$L7_PW	R/GND 0.03048	COPPER	5.959e+007	1	3.85	0	Pl
Plane	0.03048	7	<u> </u>					Medium\$54	0.074	NPG-170_PP	0				
Conductor	0.074	8				8		Signal\$L8_SIG	NAL 0.03048	COPPER	5.959e+007		3.85	0	S
Dielectric	0.065		Ň					Medium\$56	0.065	NPG-170_PP	0				
Conductor	0.03048	9	C			9		Signal\$L9_SIG	0.03048	NPC-170 PP	5.959e+007		3.85	U	5
Dielectric	0.057	10				10			M 0.04318	COPPER	5.959e+007		3	0	Pl
Dielectric	0.038	10	ŝ					Medium\$60	0.038	SOLDERMASK	0		-		
		,													
ded Layers Setup Unused Pac	ds Suppression R	efresh Material	s												
1.28072 mm						Total Th	hickness: 1.280	7e+000 mm					View Ma	terial In	nport
sks: 1.28072 mm												vnort Auto S	ot Lavor Cry		Itor
													et tayer op		iter
											Unit: mm	ОК	Ca	ncel	Apply
							oupling Pio	(conapsed)					iew Only Ad	tive Layer	
						C	Coupling Plo	t (expanded)			ш	Dis	play Geome	try Objects By	
						C	Coupling Tab	le		output		X 💿	Net Color (	Layer Color	
						C	Coupling Lay	out Overlay							
	OK	Can	cel App	ly Help		Refer	ence betwe	en 2 Components	•		sch - Erroro Vari	ablocChock	0 -	i • 💿 🕻	
		The construction         Walue mm           Layer Function         Value mm           *         *           Dielectric         0.038           Plane         0.04318           Dielectric         0.057           Conductor         0.03048           Dielectric         0.075           Conductor         0.03048           Dielectric         0.075           Conductor         0.01524           Dielectric         0.075           Conductor         0.03048           Dielectric         0.075           Diane         0.03048           Dielectric         0.075           Plane         0.03048           Dielectric         0.075           Plane         0.03048           Dielectric         0.057           Plane         0.03048           Dielectric         0.057           Plane         0.0318           Dielectric         0.057           Plane         0.03348           Dielectric         0.057           Plane         0.0318           Dielectric         0.057           Plane         1.28072 mm           ks: 1.28072	Types >>         Thickness >>         Print           Layer Function         walue mm         Layer ID           *         *         *           Dielectric         0.038         1           Dielectric         0.0677         2           Conductor         0.03048         1           Dielectric         0.057         2           Conductor         0.03048         3           Dielectric         0.074         4           Plane         0.03048         4           Dielectric         0.075         5           Dielectric         0.01524         5           Dielectric         0.075         7           Plane         0.03048         8           Dielectric         0.075         7           Plane         0.03048         9           Dielectric         0.055         6           Dielectric         0.055         9           Conductor         0.03048         9           Dielectric         0.055         9           Conductor         0.03048         9           Dielectric         0.057         9           Plane         0.04318         10	Types >>         Tinckness >>         Privs         Privs           Layer Function         Value         Layer II         *         <	Types >>     Thickness >>     Priys       Layer Function     Walue     Layer ID       *     *     *       Dielectric     0.038     S       Dielectric     0.057     N       Conductor     0.03048     3       Dielectric     0.075     N       Conductor     0.03048     4       Dielectric     0.075     N       Conductor     0.03048     7       Dielectric     0.075     N       Conductor     0.03048     7       Dielectric     0.075     N       Conductor     0.03048     7       Dielectric     0.057     N       Dielectric     0.057	Types >>     Initialized as a second as second as a second as second as a se	Types >>       Timotextees >>       Prints         Layer Function       Value       Layer II         *       *       *         Dielectric       0.038       S         Dielectric       0.057       N         Conductor       0.03048       2         Dielectric       0.065       N         Conductor       0.03048       4         Dielectric       0.075       N         Conductor       0.03048       4         Dielectric       0.075       N         Conductor       0.03048       4         Dielectric       0.075       N         Dielectric       0.075       N         Conductor       0.03048       7         Dielectric       0.075       N         Dielectric       0.075       N         Dielectric       0.075       N         Dielectric       0.03048       C         Dielectric       0.057       N         Plane<	Types >>       Tintschees >>       Prins       Prins         Layer Function       mm       Layer II       III Change >>       IIII Change >>       III Change >>       IIII Change >>       IIIII Change >>       IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Types >>       Tink ress >>       Pring >         Layer Function       Value       Layer ID       >         1	Types >>         Titlexings >>         pring           Layer Function         Layer I         Layer I	Types #2       TimeArrise #2       First #2         Layer Function       Value       Value <td< td=""><td>Upie         Inicidentity         <thinicidentity< th="">         Inicidentity</thinicidentity<></td><td>Type &gt;&gt;         Title.times &gt;&gt;</td><td>Type &gt;&gt;         Trickows &gt;         Trip           Upper Function         Water         Layer I functions &gt;&gt;         Conductions &gt;         Conductions &gt;         Conductions &gt;         Conductions &gt;         Conductions &gt;         State # # Color Layer I family famil</td><td>Upper Junches Junch         Unit Loger / Loger</td></td<>	Upie         Inicidentity         Inicidentity <thinicidentity< th="">         Inicidentity</thinicidentity<>	Type >>         Title.times >>	Type >>         Trickows >         Trip           Upper Function         Water         Layer I functions >>         Conductions >         Conductions >         Conductions >         Conductions >         Conductions >         State # # Color Layer I family famil	Upper Junches Junch         Unit Loger / Loger

## **Classify Nets**

OrCAD Signity ERC - IDDR3_LRDIMM Laver Vie	w1	a v
File Edit View Mode Setup Too	Window Help	
Workflow: SPEED GENERATOR	✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓	Net Manager X
FBC - Trace Imp/Cnl/Ref Check		Net:
		Default Mede
Layout Setup 💿		
Load Layout File		Net List (Sort enabled first)
Check Stackup Bropare Note	8	Contained Net(s)     ZerowerNets
Cimulation Cotum		AVDD
1. Open Net Manager		🗹 🗹 IVREFCA
<ul> <li>Enable Trace 2. Classify P/G nets</li> </ul>		
Optional: Show Net Groups		V VINAMED_Z_IMBRSA_II
Set up Trace Check Parameters		
Save File without Error Check		VDDSPD
Simulation 🔊		VREFCA
Start Simulation		
Results and Report		🗏 🗹 🎽 GroundNets
Net Based Tables/Plots		
Impedance Summany Table		
Impedance Summary Table		ZQVSS_IMB
Coupling Summary Table		🗹 🜌 A0A
Coupling Detailed Table		AOB 🖉
Upper/Lower Layer Reference Table		
Coplanar Reference Table		
Board Routing Information Table		A2B
Impedance Layout Overlay	67.5	🗹 🗾 A3A
Coupling Layout Overlay		🗹 🗾 A3B
Impedance between 2 Components 📀		
Impedance Plot (collapsed)		
Impedance Plot (expanded)		✓ ▲ A5B
Impedance Table		🗹 💆 A6A
Impedance Layout Overlay		🗹 🗾 A6B
Coupling between 2 Components 💿		
Coupling Plot (collapsed)		
Coupling Plot (expanded)	Output	
Coupling Table		General
Coupling Layout Overlay		Hide Disabled
Reference between 2 Components 📀	Miscellaneous Mesh - Errors   VariablesCheck	Gray Disabled
Reference Plot (expanded)	Output Folder Browser	Layer Selection Net Manager
Ver: 16.0.0.01291.0 000	Mouse(mm): X: -9.506, Y: 38.153 🛛 🖨 Ready	



#### **Enable Trace Check Mode**

File Edit View Mode Setup Too	ols Window Help	cādence 🗕 🗗
🚔 🚽 🤊 🔻 🗠 🐨 💭 🖾 🔮 🕕 🕨	🔳 🖄 🐊 🔹 🖡 🖬 📕 🗿 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉	· 🖀 ┡ X 🖻
* 📼 📼 📰 📑 🗄 🗄 💾 🛧 🟊 👪		
rkflow: SPEED GENERATOR	x p5-to 0 5 10 15 120 125 130 35 40 45 50 155 60 65 70 75 80 65 90 95 100 105 110 115 120 125 130 105 100 105 100 100	let Manager
2 - Trace Imp/Cpl/Ref Check		let: 🔽 🗸
vout Setup		Default Mode 👻
Load Lavout File		Net List (Sort enabled first)
Check Stackup		Vinamed Net(s)
Prepare Nets		PowerNets
nulation Setup		🗹 🗾 AVDD
Enable Trace Check Mode		
Optional: Set up Net Groups		V IVREEDQ
Optional: Shd Click here to enable Trace In		UNNAMED_2_IMBR5A
Set up Trace Check Parameters		🗹 💆 VDD
Save File without Error Check		VDDSPD
nulation		
Start Simulation		
sults and Report		GroundNets
		AVSS
let Based Tables/Plots 📀		🗹 🗾 A_OUT
Impedance Summary Table		VSS 🗹
Impedance Detailed Table		
Coupling Summary Table		
Coupling Detailed Table		
Upper/Lower Layer Reference Table		
Coplanar Reference Table		
Board Routing Information Table		A2B
Impedance Layout Overlay		M A3A
Coupling Layout Overlay		🗹 🗾 A3B
npedance between 2 Components		🗹 🗾 A4A
Instance Detrecting Components		🗹 🗾 A4B
Impedance Plot (collapsed)		🗹 📓 A5A
Impedance Plot (expanded)		A5B
Impedance lable		A6A
Impedance Layout Overlay		A6B
oupling between 2 Components 💫 📀		
Coupling Plot (collapsed)		
Coupling Plot (expanded)	Output	
Coupling Table	Confort	General
Coupling Layout Overlay		Hide Disabled
eference between 2 Components	Miscellaneous Mesh - Errors   VariablesCheck	✓ Gray Disabled
Reference Plot (expanded)	Output Folder Browser	Laver Selection Net Manager
Reference Flot (expanded)		in the second seco



### Nets Select Tx & Rx Components



## Set up Net Groups (Signal nets)

index: SEED CAREAROOK     Implementation       concerning CareArook     Implementation       specified     index: Second and the CareArook       index: Stand and the CareArook     index: Second and the CareArook       index: Stand and the CareArook     index: Second and the CareArook       index: Stand and the CareArook     index: Second and the CareArook			ssign signal net to P/G ne	et				E All Enabled Net(s			<u>4.8</u>
C. These truey Capitral Clasks, yourd Schape Progres Note multicles       The Unit of Construction Schape Schape Schape Progres Note multicles       The Unit of Construction Schape Progres Note multicles       The Note Progres Note Note Note Note Note Note Note Note	cflow: SPEED GENERATOR	Set up NG wizard: Si	otential P/G nets connec	ted to selected Tx/F	Xx components are listed.	_	x Set up NG	wizard: Signal pets foun	d page	426 420 426	_
Sport Stelp         Sector all aring are produce to face. Mile Group:         Sector all aring are produce to face. Mile Group:         Sector all aring are produce to face. Mile Group:         Sector all aring are produce to face. Mile Group:         Sector all aring are produce to face. Mile Group:           Used Lyso of High         Construction         Construction <th>- Trace Imp/Cpl/Ref Check</th> <th>Set up NO wizard. Si</th> <th>ghai nets tound page</th> <th>-</th> <th></th> <th></th> <th>x Set up NO</th> <th>wizaru. signarnets toun</th> <th>u page</th> <th></th> <th></th>	- Trace Imp/Cpl/Ref Check	Set up NO wizard. Si	ghai nets tound page	-			x Set up NO	wizaru. signarnets toun	u page		
Lock Lapsoffe Cock Stacky Progres Nots immulation study in Star Star Nat Star Star Optional Star Nat Star Star Star Star Star Star Star Star Star Star Star Star Star	out Setup	Select nets and assig	n net properties to form	Net Groups			Select n	nets and assign net properties	to form Net Group	s	
Check Starbar         Proper Nort           Orgener Nort         Filter and Starbar           Check Starbar         Filter and Starbar           Proper Nort         B           Check Starbar         B	Load Lavout File	-Select nets using 3 -Assign net properti	filters es: SE, Diff, differential	polarities			-Select	nets using 3 filters net properties: SE, Diff, diff	erential polarities		
Prepare Nois         Trace field Action         Text and the Xood         Text and Xood         Text and Xood         Text	Check Stackup	-Assign net interface	9		Set up NG wizard: NG pre-	view page			_ 🗆 X		
Imalation Setup         Incorposed         We area         Ret area         Incorposed         Incorposed <thincorposed< th="">         Incorposed         Incorpos</thincorposed<>	Prepare Nets										
<ul> <li> <ul> <li></li></ul></li></ul>	nulation Setup	Tx compone	ent Netname	△   Net name	Preview Net Groups					me Rx component Interface	· · · · · · · · · · · · · · · · · · ·
Oplical:Stup Net Groups Setu Strace Once Rearranters Setu: Strac	Enable Trace Check Mode	☑ U100	AOA	-						U19, U20, U21, U22 PP15, PP17, U1, U2	
Optional Show Net Group       0 tition       1.8 is 1         Save File whole fire/Check       0 tition       1.8 is 1         matalion       0 tition       2.8 is 1         Save File whole fire/Check       0 tition       2.8 is 1         Matalion       0 tition       2.8 is 1         Save File whole fire/Check       0 tition       2.8 is 1         Matalion       0 tition       2.8 is 1         Save File whole fire/Check       0 tition       2.8 is 1         Met Besed Table/Pols       0 tition       2.8 is 1         0 tition       4.8 is 1       0 tition       4.8 is 1         0 tition       4.8 is 1       0 tition       4.8 is 1         0 tition       4.8 is 1       0 tition       4.8 is 1         0 tition       4.8 is 1       0 tition       4.8 is 1         0 tition       4.8 is 1       0 tition       4.8 is 1         0 tition       4.8 is 1       0 tition       4.8 is 1         0 tition       4.8 is 1       0 tition       4.8 is 1         0 tition       4.8 is 1       0 tition       4.8 is 1       0 tition         0 tition       4.8 is 1       0 tition       4.8 is 1       0 tition       0 tition       0 tition	Optional: Set up Net Groups	₩ 0100	AUD A1A	-						RF13, RF17, 01, 02 RP15 RP17 1110 11	
scrup Trac Check Parameters Swe File without       B U100       A2A       -	Optional: Show Net Groups	☑ U100	AIB	-	Net group names	Tx component	Net name 🗸	Rx component(s)		RP23, RP28, U28, U	
Sove File without Error Check       U100       A28       U100       A28         Start Simulation       U100       A28       U100       A28       U100       A28         Start Simulation       U100       A28       U100       A28       U100	Set up Trace Check Parameters	☑ U100	A2A	-						RP23, RP28, U10, U	
U100	Save File without Error Check	☑ U100	A2B	-		U100	MDQ0	U1, U10, U27, U36		U14, U23, U32, U5	
uikition <ul> <li></li></ul>	Save The without Error Check	☑ U100	A3A	-		U100	MDQ1	U1, U10, U27, U36		U14, U23, U32, U5	
Start Simulation       0100       AdA       0100       MU32 01, 000, 000, 000         autis and Report       0100       AdA       0100       MU32 01, 010, 000, 000         autis and Report       0100       AdA       0100       MU32 01, 010, 000, 000         uits and Report       0100       AdA       0100       MU32 01, 010, 000, 000         U100       AdA       0100       MU32 01, 010, 000, 000       MU32 01, 010, 000, 000         Impedance Summary Table       0100       AdA       0100       MD02 01, 01, 020, 000       010, 000, 000         U100       AdA       0100       MD02 01, 01, 020, 000       0100, 000       MD02 010, 010, 020, 000       0100, 000         U100       AdA       0100       MD02 010, 010, 020, 000       0100, 000       MD02 010, 010, 020, 000       0100, 000, 000       0100, 000, 000       0100, 000, 000       0100, 000, 000       0100, 000, 000, 000       0100, 000, 000       0100, 000,	nulation	☑ U100	A3B	-		U 100 11100	MDQ2	01,010,027,036		U14, U23, U32, U5	
ubits and Report	Start Simulation	☑ U100	A4A	-		U100	MDQ3	U1, U10, U27, U30		U14, U23, U32, U5	
autor dan de gont	ults and Poport	☑ U100	A4B	-		U100	MDQ4	U1, U10, U27, U30		U14, U23, U32, U5	=
idel Based Tables/Plots       0       0       Add       -         Impedance Detailed Table       0000       Add       -       0000       MOQ?       01,000,027,026       014,02,032,03         Coupling Summary Table       Coupling Detailed Table       0000       Add       -       0000       MOQ?       01,000,027,026       014,02,032,03       014,02,032,03         Coupling Detailed Table       0100       Add       -       0100       MOQ?       011,02,025,03       0100,027,026       044,010,027,026		☑ U100	A5A	-		U100	MDQJ	U1, U10, U27, U36	=	U14, U23, U32, U5	
Impedance Summary Table       ■ 0100       AAA       -         Impedance Detailed Table       0100       AAB       -         Coupling Statiled Table       0100       AAB       -         Upper/Lower Layer Reference Table       0100       AAB       -         Board Noting Information Table       0100       AAB       -         U100       AAB       -       0100       MDQ9       011, U2, U56, U35         U100       AAB       -       0100       MDQ1       011, U3, U56, U35         U100       AAB       -       0100       MDQ1       011, U3, U56, U35         U100       AAB       -       0100       MDQ1       011, U3, U56, U35         U100       AAB       -       0100       MDQ1       011, U3, U56, U35         U100       AAB       -       0100       MDQ1       011, U3, U56, U35         U100       AAB       -       0100       MDQ1       011, U3, U56, U35         U100       AAB       -       0100       MDQ1       011, U3, U56, U35         U100       AAB       -       0100       MDQ2       011, U3, U50, U35       011         Disclose Regroups       0100       MDQ2	let Based Tables/Plots	☑ U100	A5B	-		11100	MDQ0	U1 U10 U27 U36		U14, U23, U32, U5	
Impedance Detailed Table       Impedance Detai	Impedance Summary Table	■ U100	AbA	-	■ ddr U100 U11	0100	MDQI	01,010,021,050		014, 023, 032, 05	
Impediate Detailed rate       0100       A/A       -         Coupling Statiled Table       0100       A/A       -         Upper/Lower Layer Reference Table       0100       A/A       -         B U100       A/A       -       0100       MD2a         Dipper/Lower Layer Reference Table       0100       A/A       -       0100       MD01         B U100       A/A       -       0100       MD2a       011, 02, 050, 005       011, 00, 050, 005         B U100       A/A       -       0100       MD01       011, 02, 050, 005       010       010, 00, 000         B U100       A/A       -       0100       MD014       011, 02, 050, 005       044         Di U100       A/B       -       0100       MD014       011, 02, 050, 005       011, 00, 050, 005         B U100       A/B       -       0100       MD014       011, 02, 050, 005       011, 00, 050, 005         B U100       A/B       -       0100       MD014       011, 02, 050, 005       044       010, 00, 000         B U100       A/B       -       0100       MD024       012, 025, 03, 034       010, 00, 000       010, 00, 000, 000, 000, 000, 000, 000,	Impedance Datailed Table		ADB	-		U100	MD08	U11. U2. U26. U35		U1, U10, U27, U30 ddr	
Coupling Summary Summary Sub- Coupling Summary Sub- Sub- Sub- Sub- Sub- Sub- Sub- Sub-	Coupling Summary Table	₩ 0100	A/A 47D	-		U100	MDQ9	U11, U2, U26, U35			
Cooping Detailed table       0100       MOQ11       011, 02, 05, 035       01	Coupling Summary Table	₩ 0100	A/D A/A	-		U100	MDQ10	U11, U2, U26, U35			
Upper/Lower Layer Reference Table Coplanar Reference Table Boad Routing Information Table Impediance between 2 Components U100       III 02, UD, UD, UD, UD, UD, UD, UD, UD, UD, UD	Coupling Detailed Table		ASB			U100	MDQ11	U11, U2, U26, U35		U1 U10 U27 U36 ddr	
Coplanar Reference Table       11, 02, 026, 035         Board Routing Information Table       11, 00, 006, 035         Impedance Layout Overlay       1000         Mord Routing Information Table       1000         Impedance Layout Overlay       1000         Mpedance Movem 2 Components       1010         Impedance Layout Overlay       1000         Mpedance Layout Overlay       1000         Mpedance Layout Overlay       1000         Mpedance Layout Overlay       10100	Upper/Lower Layer Reference Table		AQA	-		U100	MDQ12	U11, U2, U26, U35		U1 U10 U27 U36 ddr	
Back Routing Information Table Impedance Leyout Overlay Coupling Layout Overlay Coupling Layout Overlay Introduce Data Collinered:       1000       MDQ14       U1, U2, U25, U3, U34         Impedance between 2 Components Introduce Data Collinered:       1000       MDQ16       U1, U2, U25, U3, U34         Impedance between 2 Components Introduce Data Collinered:       1000       MDQ17       U12, U25, U3, U34         Impedance between 2 Components Introduce Data Collinered:       1000       MDQ18       U1, U2, U25, U3, U34         Impedance between 2 Components Introduce Data Collinered:       Impedance between 2 Components       1000       MDQ18       U1, U2, U25, U3, U34         Impedance between 2 Components	Coplanar Reference Table	I U100	A9B	-		U100	MDQ13	U11, U2, U26, U35		U1, U10, U27, U36 ddr	
Impedance Layout Overlay Coupling Layout Overlay mpedance between 2 Components Impedance between 2 Compedance between 2 Components Impedance between 2 C	Board Routing Information Table	☑ U100	A10A	-		U100	MDQ14	U11, U2, U26, U35		U1. U10. U27. U36 ddr	
Coupling Layout Overlay mpdednee between 2 Components incheck setup -> Net groups techeck setup -> Net groups manes       Image data in in inche dall security in iteration iteratina iteration in iteration in iteration in ite	Impedance Layout Overlay	☑ U100	A10B	-		U100	MDQ15	U11, U2, U26, U35		U11, U2, U26, U35 ddr	
mpedance between 2 Components       Image: mpedance between 2 Components	Coupling Layout Overlay	☑ U100	A11A	-	□ ddr_U100_U12					U11, U2, U26, U35 ddr	
Include additional connected Rx components         include additional connect         include additional connected	mpedance between 2 Components	☑ U100	A11B	-		U100	MDQ16	U12, U25, U3, U34		U11, U2, U26, U35 ddr	
Land datace Dilatical collected       ● Include additional connected Rx components         □ breck setup > Net groups       ● WDQ1 W12, U25, U3, U34         □ oup names       ● Differential         ● Differential       ● Differential         ● Differential       ● Differential         ● ddr_U100_U13       MDQ24       U13, U24, U33, U4         U100       MDQ28       U13, U24,	inpedance between 2 components					U100	MDQ17	012, 025, 03, 034			
Creek setup >> Net groups       Image: components with     Image: compon	Impedance Diot (collanced)	🚽 🗹 Include addition	ial connected Rx compon	ents		U100	MDQ18	012, 025, 03, 034		d	
roup names	check setup -> Net groups	Evoludo Py con	on on on the write			U100	MDQ19	U12, U23, U3, U34		IIndate	
iffler by net       iffler by topology       iffler by topology       iffler by net       if	roup names	Exclude Itx con	iponents with			U100	MDQ20	U12, U25, U3, U34			
Single-ended     Point-2-point     Point-2-p		Filter by net	Filter by topology	Filter by		U100	MDQ21	1112 1125 113 1134		w. y connection	
		🖌 Single-ended	Point-2-point	🖌 Direct		U100	MD023	U12, U25, U3, U34		Direct connect	
Control (Control (Contro) (Control (Control (Control (Control (Contro) (Control (Contr		Differential	Multi-drop	Extend	■ ddr U100 U13			,,		Extended net thru 2-pin components	
U100 MDQ25 U13, U24, U33, U4 U100 MDQ26 U13, U24, U33, U4 U100 MDQ28 U13, U24, U33, U4 U100 MDQ28 U13, U24, U33, U4 U100 MDQ29 U13, U24, U33, U4 C上步企 充成 取消				<ul> <li>Extend</li> </ul>		U100	MDQ24	U13, U24, U33, U4		Extended net thru 8-pin R-packs	
0.0.01291.0 000 MDv23 U13, U24, U33, U4 U100 MDv27 U13, U24, U33, U4 U100 MDv23 U13, U24, U33, U4 U100 MDv3 U14, U34, U34, U34, U34, U34, U4 U100 MDv3 U14, U34, U34, U34, U34, U4 U100 MDv3 U14, U34, U34, U34, U4 U100 MDv3 U14, U34, U34, U34, U4 U100 MDv3 U14, U34, U4 U100 MDv3 U14, U34, U34, U4 U100 MDv3 U14, U4 U100 MDv3 U14, U4 U100 MDv3 U14, U4 U100 MDv3 U14, U4 U100 MDv3						U100	MDQ25	U13, U24, U33, U4			
U100 MDQ27 U13, U24, U33, U4 U100 MDQ28 U13, U24, U33, U4 U100 MDQ29 U13, U24, U33, U4 U100 MDQ29 U13, U24, U33, U4      ・						U100	MDQ26	U13, U24, U33, U4			
U100 MD228 U13, U24, U33, U4     U100 MD229 U13, U24, U33, U4     U100 MD229 U13, U24, U33, U4     U100 MD229 U13, U24, U33, U4     opot Net Groups W     c上一步④ 完成 取消     Graser						U100	MDQ27	U13, U24, U33, U4		. H_#AD _ #AD	EIN H
6.0.0.01291.0 000 MDQ29 U13, U24, U33, U4 mport Net Groups W < 上一步 ④ 完成 取消 GRASE Grase						U100	MDQ28	U13, U24, U33, U4			>HX)PI
5.0.0.01291.0 000 Mouse(mm): X: 《上一步④ 完成 取消 Graser		_				U100	MDQ29	U13, U24, U33, U4		and that Course	Not Cround Wit
6.0.0.01291.0 000 Mouse(mm): X:										mport Net Groups	Net Groups Wiz
「上一步④」 完成 取消     「取消     「     「     「     「     「     「     「     「     Ser     」     「     」     「     」     「     」     「     」     「     」     」     「     」     」     」     」     」     」     」     」     」     」     」     」     」     」     」     」     』     」     』      』	6.0.0.1291.0 000		N	louse(mm): X: ·							
Graser							< <u>+</u> :	步(B) 完成	取消		
Graser											
Graser				L				~		· · · ·	
								G	raser		
								Y			

### Simulation & View Result







#### Tabular Results



terence

Auto-Zoom in board

#### Impedance Layout Overlay



## **Trace Coupling Check**

#### Cross probing helps to resolve issue intuitively



## **Trace Coupling Check**

![](_page_48_Figure_1.jpeg)

nterence

### Trace Reference Check (Including co-planar)

![](_page_49_Figure_1.jpeg)

![](_page_49_Figure_2.jpeg)

 <u>Trace coplanar reference</u> shows the net names for the reference plane shapes next to the corresponding trace segment on the same layer

### **Signal Base Checker - SRC**

![](_page_50_Figure_1.jpeg)

- OrCAD® Sigrity<sup>™</sup> SRC is <u>Macro</u>, <u>combined</u>, <u>net-level</u> view in <u>time-domain</u> of impact due to ERC violations measured in mv&ps (no device model needed)
  - Setup considering termination impedance, data rate (pulse width, rise/fall time), and amplitude
  - Results with Tx/Rx/NEXT/FEXT waveforms, SI performance metrics
  - Organized to easy SI performance interpretation along with ERC
- Practical for board level check (setup, simulation, report)

![](_page_51_Figure_6.jpeg)

## SI Channel Check

![](_page_52_Figure_1.jpeg)

- Signal quality is affected by crosstalk among signals, EM coupling between signal and P/G planes and non-ideal return current path.
- The linear source and load are applied automatically for signal TD simulation
- Post process result waveforms (signal waveform, NEXT/FEXT waveforms) into signal to noise ratio for signal quality judgment

### **Time-domain Waveforms**

![](_page_53_Figure_1.jpeg)

### **Setup Models**

![](_page_54_Figure_1.jpeg)

### Set up Simulation Option

![](_page_55_Picture_1.jpeg)

## **SI Channel Check**

![](_page_56_Figure_1.jpeg)

Time (ns)

An example shows the trace segment is over the void that causes impedance discontinuity and leads to worse signal quality

![](_page_56_Figure_3.jpeg)

#### SRC Net-level View $\rightarrow$ ERC's Segment-level View

#### Sigrity <sup>™</sup> SRG-

- Layout SI macro view at <u>net level</u>
- <u>All inclusive</u> end results
- Shows <u>what</u> happened and its <u>effect</u> on performance

#### Sigrity <sup>™</sup>ERC

- Layout SI micro level view at segment level
- Individual segmented results
- Shows why low performance happened and how to fix it

## Summary

- OrCAD® Sigrity<sup>™</sup> ERC/SRC fills the gap between layout designers and SI engineers
  - Expanded expertise
  - Using same tools
  - Measured by same units

<b>DRC</b> Design Rule Check	<b>ERC</b> Electrical Rule Check	SRC Simulation Rule Check	Simulation Using Device Models
Layout/Board designe	?r		SI engineer
Layout tools			Simulation tools
Geometry domain (mil/mm)	)	→	Electrical domain (mv, ps)
		Gr	aser ser,

Conference

![](_page_59_Figure_0.jpeg)