


OrCAD PSpice System Solution and Industry Application

- OrCAD® PSpice® Technologies
- OrCAD PSpice Virtual Prototyping Systems
- OrCAD PSpice Advanced Analysis
- Industry Application







Internet of Things





Internet of Things










OrCAD Design Solution

- Powerful and Widely Used Design Solution
 - Front-to-Back Integration
 - Fast and intuitive schematic design entry, OrCAD® Capture
 - Mixed-signal simulator, OrCAD® PSpice®
 - Comprehensive PCB solution, OrCAD® PCB Designer



OrCAD PSpice

Mixed-signal simulator

- Full integration with OrCAD® Capture improve productivity and data integrity.
- Powerful waveform viewing and post-processing expression support speed review and analysis without having to rerun simulations.



OrCAD PSpice

Mixed-signal simulator


- Multi-vendor models, built-in mathematical functions, and behavioral modeling techniques.
- Support multi-modeling type,
 - Algorithmic Models: Matlab/C/C++
 - System Models: SystemC
 - Digital Models with IO/Timing/Constraint
 - Digital Function Model
 - Verilog-A
 - PSpice® Behavioral Models




OrCAD PSpice Mixed Domain Integration


OrCAD® PSpice® w/ Matlab

- Systems Simulation
- Integration with MATLAB Simulink brings two industry-leading simulation tools, electromechanical systems & electrical, in a co-simulation environment.







OrCAD PSpice System Simulation Solution Flow




OrCAD PSpice System Simulation Solution Flow



OrCAD PSpice Virtual Prototyping Systems



OrCAD PSpice Virtual Prototyping Systems



OrCAD PSpice Device Model Interface

- Generate PSpice® Adaptor code in PSpice Model Editor
 - Analog, Digital C/C++, SystemC and Verilog-A.

PSpice DMI Template Generator		PSpice DMI Template Generator	
You can use this UI to auto-generate le and SystemC model templates are sup compact Device models using ADMS	mplate code for PSpice-DMI models. Analog. Digital ported. The UI also supports import of Veniog-A	You can use this UI to auto-generate to and SystemC model templates are sup Compact Device models using ADMS.	emplate code for PSpice-DMI models. Analog, Digital ported. The UI also supports import of Verilog-A
tecommended steps: 1. Test the model code stand-alone 2. Create the PSpice-DMI adapter of 3. Use the generated PSpice library	by building an exe. ode, and edit if in Visual Studio to insert model code. ((10 file) to create a schematic symbol.	Recommended steps: 1. Test the model code stand-alone 2. Create the PSpice-DMI adapter (3. Use the generated PSpice library	e by building an exe. code, and edit if in Visual Studio to insert model code. y (.Ib file) to create a schematic symbol.
The generated symbol can be placed in	the schematic for PSpice simulation.	The generated symbol can be placed in	n the schematic for PSpice simulation.
Part Details		- Part Details	
Part Name	customPart	Part Name	customPart
Part Type	Digital C/C++ •	Part Type	Analog •
Ports	SystemC	- Terminais	
Interface Type	Analog VenlogA-ADMS	Model Type	Generic Device
Port Entry	© Manual ⊚ CSV File	Terminal Entry	Votage-Controlled Voltage Source
Parameters		- Parameters	Function-Dependent Voltage Source
Global Parameters		Giobal Parameters	Function-Dependent Current Source Generic Two-node Device Generic Three-node Device
instance Parameters		Instance Parameters	and a second beaution of the second beaution
	1000 ·	Model Parameters	
- Output			
DLL File Name	customPart.dll customPart.log	Coutput	
Log File Name		DLL File Name	customPart.dll
DLL Location	c./cdndev/devhier172/tools/p Browse	Log File Name	customPart log
		DLL Location	c./cdndev/devhier172/tools/r Browset
	OK Cancel Help		OK Cancel Help
lover over what you want to snow abou	1	Select moder type to auto-generate con	de for pre-optimed bypes




OrCAD PSpice Simulation

Create Model


PSpice® DMI

Use this dialog-box to auto-generate DMI template code for the following PSpice-DMI models: Analog, Digital, and SystemC. The dialog-box also imports the Verilog-A Compact Device models using ADMS. **Recommended steps:** 1. Test the model code stand-alone by building an exe. 2. Create the PSpice-DMI adapter code, and edit it in Visual Studio to insert model code. 3. Use the generated PSpice library (lib file) to create a schematic symbol. The generated symbol can be placed in the schematic for PSpice simulation. Part Details Part Name customPart Part Type Digital C/C++ Ports Port Entry Interface Type · The csv file needs to follow the following syntax: Port Entry «Port Name», «Port Type: InputilO», «Port Size», «Initial Value», «Port Description» Parameters · For example, IN1, INPUT, 1, X, Input Port 1 Global Paramet OUT, IO, 8, 0, IO Port 1 Device Paramet Select your CSV file here D1DMI_Codelportv.csv Brehee Output Port Name Port Type Port Size Default Value Port Description DLL File Name INPUT CLK 0 Clock Log File Name FB INPUT 0 Feedback input INPUT Reference input DLL Location REF 0 PW 10 0 Output Pulse Width **Global Parameters** · Specify the global parameters which will be used by the device logi · These parameters need to be defined in the top-level schematic - DMI model will ort their values from PSoice. Defaultivalue will be used to initialize the parameters in device constructor code Enter number of parameters 2 Parameter Name Parameter Default Parameter Description deuble Parise PER deuble Duty Cycle OK Cancel Apply

Microsoft Visual Studio Community 2013



OrCAD PSpice Simulation






OrCAD PSpice Advanced Analysis

Powerful Advanced Analysis

 Combine OrCAD® PSpice® A/D functionality with the powerful Advanced Analysis environment.



Sensitivity Analysis


- Easily identify components impacting key circuit goals and specs.
- Estimate worst case performance of the circuit given the device tolerances.
- Identify components whose tolerance does not matter.
 - Reduce cost by choosing components with relaxed tolerance.

					Pa	rameters					
	Componen	nt Parameter	Original	@Min	@Max	Rel Sensitivity			Linear		
►	R4	VALUE	240			50.7775r			99		
	R5	VALUE	50	55		-44.1907r			86		
	R9	VALUE	50	45		37.0312r			72		
	R6	VALUE	680	748		-24.4019r			47		
_	R8	VALUE			3.2400	-21.2327r			41		
_	R3	VALUE	6.8000k			-16.5815r			32		
_	R2	VALUE		2.70		15.8176r			31		
_	R7 R1	VALUE	270			6.4399r			12		
_	R I	VALUE	24K	21.6	20.4	80.0041	u		< MIN >	 	
_											
_					÷					 	
_					÷						
					Spe	cifications					
On/Off Profile			Mea	Measurement			Original Min Max				
	र ज	ac.sim	Max(db(V(LOAD)))				5.3316	3.0399	7.4745		
-	रि रि	ac.sim	Bandwidth(V(LOAD),3)		211.	1147meg	182.2276meg			
_	v 🔽	ac.sim	Min(10*log10(V(INOISE)*V(INO	ISE)/8.28		4.7945		5.3944		
	V 🔽	ac.sim	Max(V(ONOISE))				2.9196n	2.3941n	3.5382n		
			Click h	ere to ir	nport a m	easurement create	d within P	Spice			
		A							1		
×	Optimizer 🖡	🛎 Smoke 🔛	Sensitivity 🔛 Mon	te Carlo							
					J						

Contere


Circuit Optimization

- Engineer specifies the Circuit Topology and the desired goals.
- Optimizer does the rest. It calculates the optimum component values to use to meet the desired goals.
 - One of the **most powerful** analysis tool.
 - Identify components impacting key circuit goals.
 - Identify designs goals and optimize your design to meet/beat these goals.
 - Design goals examples: Gain, BW, Overshoot, Pd, Ripple.
 - Design goals can be described as a waveform or Specification.



Optimizer

- Finds optimum combination of component values; automatically simulates, evaluates results, and adjusts component values to reach performance requirements.
- Can be used to retarget an existing design at new goals.
 - To meet requirements of newer circuits.
 - To meet regional requirements.
- Saves time for engineers by taking over the often "mindless" task of final optimization
- Can optimize to a set of goal functions and/or a set of curves.



Smoke


- Checks components to see if they are approaching or exceeding their recommended safe operating limits.
- Allows users to specify their own derating criteria to ensure components are not stressed, or exceed safe operating limits.
- Determines a part's performance under various stresses and environmental conditions.
- Helps in thermal design aspect of electronics circuit.
- Calculate Peak, Avg. and RMS power.
- Cross-probe to automatically find listed parts in the schematic.

onent Parameter					Smoke - trans.sim [Standard Derating] Component Filter - [*]											
	Type	Rated Value	% Derating	Max Derating	Measured Value	% Max										
VCE	Average	12	50	6	8.1262											
VCE	Peak	12	50	6	8.1422											
VCE	RMS	12	50	6	0.1262	136										
PDM	Peak	197.7143m	75	148.2857m	77.7472n	53										
PDM	Average	197.7143m	75	140.2057m	74.7305m	5										
PDM	RMS	197.7143m	75	148.2857m	74.7607m	5										
TJ	Peak	200	100	200	95.0288	48										
	Average			200		47										
						47										
						42	_									
						42	_									
						42										
							_									
							_									
							_									
							_									
							-									
							_									
							_									
							-									
							_									
							-									
							-									
							_									
							-									
							-									
K	RMS	SDm	80	40m	9.1910m	23										
	VICE VICE PRM PRM PRM PRM TL TG PRM PRM PRM PRM PRM PRM PRM PRM PRM VOB VVE VVE VVE VVE VVE VE PRM PRM VVE VVE VVE VVE PRM PRM PRM PRM VVE VVE PRM PRM <	VCE Peak VCE RAS PCM Peak PCM RAS VCE RAS VCE RAS VCE RAS VCE RAS VCE RAS VCB RAS CV Peak CV Peak CV RAS CV	VicE Peak 122 VicE Rel5 12 PRM Peak 1977436 PRM Average 1977436 PRM Rel5 1977436 PRM Rel5 1977436 PRM Rel5 1977436 Promodel Rel5 1977436 Promode Rel5 2000 Promode Rel5 2000 VCE Rel5 400 VCE Rel5 2000 VCE Rel5	VCE Peak 12 90 VCE RMS 197.7143n 75 PDM Peak 197.7143n 75 PDM RMS 200 100 12 Averaga 200 100 PDM RMS 200 100 PDM RMS 200 100 PDM RMS 200 90 VCE Averaga 200 90 VCE Averaga 20 100 VCE RMS 40 90 VCE RMS 200 100 VCE RMS 200 100 VCE RMS 200 100 VCB RMS 200 100 VCB RMS	Vice Page 12 50 6 Vice ReS 12 50 6 PEM Page 12 75 140.255% PEM Page 197.743a 75 140.255% PEM Page 197.743a 75 140.255% PEM Rest 197.743a 75 140.255% PEM Rest 197.743a 75 140.255% PEM Rest 120 100 200 TJ Average 200 100 200 PEM Rest 200 100 200 PEM Rest 200 100 200 PEM Rest 200 100 200 VICE Rest 40 50 200 VICE Rest 20 100 200 VICE Rest 200 100 200 VICE Rest 200 100 200	VicE Peak 12 90 6 8.4422 VicE Re5 12 90 6 0.1202 PEM Rest 197.742an 75 146.2057a 77.7327an PEM Rest 197.742an 75 146.2057a 77.7327an PEM Rest 197.74an 75 146.2057a 77.7327an TJ Average 200 100 200 65.208 TJ Average 200 100 200 62.308 TJ Average 200 100 200 62.308 PM Rest 200 100 200 62.308 PM Rest 200 100 200 64.000 PM Rest 200 90 20 7.6077 VicE Rest 40 90 20 7.6077 VicE Rest 200 100 20 7.3312 VicE Rest 200	VicE Peak 12 50 6 0.4422 150 VicE Ra55 12 250 6 0.422 181 PEM Resk 197.743n 75 140.2057n 77.742n 13 PEM Resk 197.743n 75 140.2057n 77.7420n 6 PEM Resk 200 100 200 85.008 12 Resk 200 100 200 85.008 12 147.2007n 6 13 Average 200 100 200 85.008 12 147.2007n 6 14 Average 200 100 200 85.008 12 147.2007n 10 12 17.1 Average 200 100 200 85.008 12 12 147.2007n 12 147.2007									




Parametric

- Sweep multiple (nested) parameters.
- Quickly view results and create families of curves.
- Ensure there is no unusual circuit behavior while sweeping the component values.



Monte Carlo


- Calculate Yield before going into manufacturing.
- Produce circuit performance statistics due to device variations.
- Set specification minimum and maximum, and estimate production yield before going to production.
- View graphical results as probability density histogram, or as cumulative distribution function.






OrCAD PSpice Advanced Analysis

 Help customers optimize their design while maintaining their cost and yield.






Automotive Engineering Design Challenges



Automotive Engineering Design Challenges



Systems Modeling ECU Logic Authoring **Power Electronics** Multi-Domain Mixed Signal **Control Systems** Sensors **Network Enabled Embedded Software**

rerence

Customer Key Challenges

- Evaluate electronic interfaces for compatibility and robustness against various automotive conditions.
- Identify and fix problem before Hardware Freeze.

Adopt OrCAD® PSpice® Solution

- OrCAD PSpice
- OrCAD PSpice Advanced Analysis
- OrCAD PSpice SLPS



OrCAD® PSpice® Technology


- Steady State Analysis
- Transient Analysis
- System Analysis/Subsystem Analysis
- Simulate to identify below Failures
 - Short to battery
 - Short to ground
 - Jump start
 - Ground shift conditions
 - Reverse Battery condition
- Worst Case Analysis
- Monte Carlo Analysis
- DC Sweep, Parametric Sweep, Temperature Sweep
- Smoke Analysis



Results

- Quickly identified stress on electronics components at different conditions.
- Evaluated Power dissipation.
- Simulated ECU subsystem with other automotive electronic subsystems.
- Detected supplier design problems and vehicle interface error earlier on.
 - Saving time and money.
- Met the rigorous quality and reliability standards.





Customer Key Challenges

- High power = hard to characterize accurately in the lab.
- Requires special models for transformer(nonlinear magnetic), power semiconductors.
- Component stress.
- Power electronics designers that need PCB routing effects included in their simulation.

Adopt Cadence® Solution

- OrCAD® PSpice®
- OrCAD PSpice Advanced Analysis
- Cadence® Sigrity[™] solution




Cadence Solution

OrCAD® PSpice® Technology

- Allows mixed-signal simulation and system level analysis capabilities across different levels of abstraction.
- Core loss calculator.
- Ease of access to Industry's most comprehensive set of accurate data from manufacturers, which are included in more than 33,000 simulation-ready PSpice models.
- PSpice Modeling Apps for Voltage Controlled Oscillators (VCOs), Piece-Wise Linear Sources (PWLs), PWMs, Transformers and several others simplify modeling
- Smoke Analysis.
- Monte Carlo Analysis
- Cadence® Sigrity[™] Technology
 - Extract PCB routing effects.
 - Power electronics designers can simulate early validating design requirements are met.

Cadence® Solution

– OrCAD® PSpice® and Cadence® Sigrity™



System Simulation Solution

- Summary
 - Increase Design Productivity by automating the design process using the PSpice Optimizer. Produce more optimized circuits than humans.
 - Reduce errors from re-entering the schematics when going from schematic to layout.
 - Increase reliability of the design by using the advanced analyses package.
 Reduce the number of costly Field Failures.
 - Excellent Model development capability Large analog/mixed level components in standard library.



