



An Alternative Signoff Approach - IBIS+AMI Models

Skipper Liang

Graser Annual User Conference 2016

2016.July

cādence[®]

Agenda

Traditional signoff flow – circuit simulation

Channel simulation

LTI system

Channel simulation

IBIS+AMI model

What is IBIS+AMI model

And your concerns?

IBIS+AMI model signoff flow

Why Cadence?

A real case

Conclusion

More than model generation/validation/simulation...

Agenda

Traditional signoff flow – circuit simulation

Channel simulation

LTI system

Modeling and simulation

IBIS+AMI model

What is IBIS+AMI model

Modeling and simulation

IBIS+AMI model signoff flow


Why Cadence?

A real case

Conclusion

More than model generation/validation/simulation...

Traditional signoff flow – Using transistor **SPICE netlist** model




- Circuit simulation:

1. Kirchhoff's current law (KCL)

At any node (junction) in an electrical circuit, the sum of current flowing into that node is equal to the sum of currents flowing out of that node

2. Kirchhoff's voltage law (KVL)


The directed sum of the electrical potential differences (voltage) around any closed network is zero




Traditional signoff flow – Using transistor SPICE netlist model (con't)

Advantages:

- Accurate PI prediction under limited bits transmission
- Accurate jitter prediction under limited bits transmission




8hr34min for **1024** bit patten simulation



Disadvantages:

- Very slow for SPICE netlist model - Takes weeks/months to get bit error-rate (BER) prediction
- **Can't** model the adaptive mechanism in RX



Agenda

Traditional signoff flow – circuit simulation

Channel simulation

LTI system

Channel simulation

IBIS+AMI model

What is IBIS+AMI model

Model generation

IBIS+AMI model signoff flow

Why Cadence?

A real case


Conclusion

More than model generation/validation/simulation...

LTI – Linear time invariant (con't.)

- Signal expressed in an impulse-train format:


- Quasi-Impulse:



$$\delta'(t) = \begin{cases} 0, & |t| > \frac{\Delta t}{2} \\ \frac{1}{\Delta t}, & |t| \leq \frac{\Delta t}{2} \end{cases}$$

$$\text{so, } \int_{-\infty}^{\infty} \delta'(t) dt = 1$$

- Any Signal:




so,

$$f(t) = \sum_{n=-\infty}^{\infty} f(n\Delta t) \delta'(t - n\Delta t) \Delta t$$



$$f(t) = \int_{-\infty}^{\infty} f(\tau) \delta(t - \tau) d\tau$$

LTI – Linear time invariant (Con't.)

- Linear




- Time Invariant



Channel-Sim

- Channel simulation :



$$\begin{array}{ccccc} x(t) & * & h(t) & = & y(t) \\ & \text{(convolute)} & & & \\ \downarrow & & \downarrow & & \uparrow \\ X(f) & \times & H(f) & = & Y(f) \end{array}$$

$$y(t) = \int_{-\infty}^{\infty} x(\tau) h(t - \tau) d\tau$$

Multi-times faster than circuit simulation!!

→ What if the system is not an *LTI* one?

Agenda

Traditional signoff flow – circuit simulation

Channel simulation

□ LTI system

□ Non-linear system

IBIS+AMI model

What is IBIS+AMI model

And your concerns?

IBIS+AMI model signoff flow


Why Cadence?

A real case

Conclusion

More than model generation/validation/simulation...

What is IBIS+AMI model (Example: TX)



Accompanied with channel simulator:

- PI prediction with good accuracy without limits on transmission bits
- Jitter prediction with good accuracy without limits on transmission bits
- Very fast for IBIS+AMI netlist model - Takes minutes to get BER prediction
- Can model the adaptive mechanism in RX

But you might be concerned:



Agenda

Traditional signoff flow – circuit simulation

Channel simulation

- LTI system

- Channel simulation

IBIS+AMI model

- What is IBIS+AMI model

- Channel simulation

IBIS+AMI model signoff flow


Why Cadence?

A real case

Conclusion

More than model generation/validation/simulation...

IBIS+AMI model signoff flow



Your concern:

- Is my system an LTI channel?
- Is my IBIS model accurate enough? Especially being used to describe a truly differential buffer? To contain the deterministic jitter existed in my SPICE model? ✓
- Is my AMI model accurate enough to describe my EQ? ✓
- Is my channel simulator accurate enough to get close to circuit simulator? ✓

Agenda

Traditional signoff flow – circuit simulation

Channel simulation

- LTI system

- Non-linear circuit

IBIS+AMI model

- What is IBIS+AMI model

- Advantages/Disadvantages

IBIS+AMI model signoff flow


Why Cadence?

A real case

Conclusion

More than model generation/validation/simulation...


Why Cadence?





Why Cadence - IBIS generation

Better differential modeling for truly differential buffer


- For some differential buffer designs, the common voltage is not a fixed value



- To better model this kind of buffer, in Sigrity™ T2B™, no matter in V/T or V/I table extraction, the tool uses topologies as in the following:





During modeling one of the positive and negative, Sigrity T2B will add a CCCS (current controlled current source) at the other side, with the value exactly the same as the current flowing out of the Vfixture but in the opposite direction, to make sure the current flowing out of the positive pin coincides with the current flowing into the negative pin



Why Cadence – IBIS generation: Sigrity T2B (con't.)

Validation and report

- Sigrity™ T2B™ provides an easy user interface for model validation and the report generation.



- A quantized mark for pass/fail criteria is introduced: FOM (Figure of Merit)

$$FOM = 100 \bullet \left[1 - \frac{\sum_{i=1}^N |Y_i(LAB) - Y_i(IBIS)|}{\Delta Y \bullet N} \right]$$

ΔY : (Max-Min) of HSPICE waveform

Why Cadence - IBIS generation: Sigrity T2B (con't.)


IBIS+ model

- Jitter aware and truly differential



Patent Pending

Several models for different power voltages, such as, typ/min/max, will be built into the new model which can be dynamically composed according to the real power voltage during the circuit simulation

Voltage (V) Without Power-Induced Jitter Model




Voltage (V) With Power-Induced Jitter Model




- Transistor-level model (golden reference)
- No-jitter model
- Power-induced jitter model

Why Cadence - AMI generation: advanced AMI Builder



late customized.
 ital"
 coefficient could be customized
 coefficient could be customized
 begins could be customized
 history will be tracked and output
 be selected between Sign-LMS and Sign-Sign-LMS
 be determined dynamically or defined by user
 nined dynamically could be outpu
 ID be customized for analog DFE (but fixed to 1 for
 frequency could be customized.




• An abundant and rich library for you to describe your EQ design

- Summary of the FFE template
 - Number of taps could be customized.
 - Limit or range of each tap's coefficient
 - Resolution of each tap's coefficient could be customized
 - Sum of all taps' coefficients could be limited to a certain value or not.
 - Can output the optimized tap coefficients or not

• A friendly user interface to guide you through the model generation process


• Fast and accurate

- Level/Scale Factor could be adjusted
- Users have flexibility to set how many cycles the AGC will adapt once.
- Users have flexibility to choose which index the AGC adaption will be based on - SNR or DFE



Why Cadence – simulation: Sigrity SystemSI

- One click to know if your system/channel to be analyzed can be treated as LTI or not:





Your concern:

- Is my system an LTI channel? ✓
- Is my IBIS model accurate enough? Especially being used to describe a truly differential buffer? To contain the deterministic jitter existed in my SPICE model? ✓
- Is my AMI model accurate enough to describe my EQ? ✓
- Is my channel simulator accurate enough to get close to circuit simulator? ✓


Why Cadence – simulation: Sigrity SystemSI (con't.)

- All these four blocks of simulation for model's validation can be done in Sigrity™ SystemSI™ technology no matter:



Why Cadence – simulation: Sigrity SystemSI (con't.)

- All these four blocks of simulation for model's validation can be done in Sigrity™ SystemSI™ technology no matter:
 1. Channel simulation or circuit simulation
 2. Transistor netlist **HSPICE** model or **Spectre®** model
 3. IBIS and IBIS+AMI model




Why Cadence ?

- Now, please help yourself by checking:

For IBIS model:

1. Does your IBIS generation tool describe a truly differential buffer well enough?
2. Are you forced to give up the V/T information in your IBIS during channel simulation due to channel simulation engine or extraction methodology?
3. Or, can you just use a “Dummy” IBIS model (generated by AMI model generation tool) which behaves in just a different way from your own design?




Why Cadence? (con't.)

- Now, please help yourself to check:

For AMI model:

1. Does your AMI generation tool provide you a convenient way to validate your AMI model by:
 - Channel simulation over your netlist of Buffer+EQ_ **on**
 - Channel simulation over your netlist of Buffer+EQ_ **off** combined with **AMI model** so generated?




Why Cadence ? (con't.)

- Now, please help yourself to check:

For simulation:

1. Does your channel simulator tell you how LTI your system is with only one-button click?
2. Does your channel/circuit simulator work with **Spectre®** netlist?
3. Does your channel simulator give results close enough to the result generated by circuit simulator? Is it easy to validate this item in your simulator?
4. Does your channel simulator provide power-aware result?



Agenda

Traditional signoff flow – circuit simulation

Channel simulation

- LTI system

- DC and AC analysis

IBIS+AMI model

- What is IBIS+AMI model

- Advantages/Disadvantages

IBIS+AMI model signoff flow

Why Cadence?


A real case

Conclusion

More than model generation/validation/simulation...

A real case


- The original SPICE netlist:




```
1 * Simulation testbench for hypercore65 Transceiver model
2 * Generated on Jan. 14, 2007
3
4 .options post brief captab acout=0 nopage nopiv nomod method=gear probe
5
6 .lib "/log651p.1" TT
7 .lib "/log651p.1" TT_25
8 .lib "/log651p.1" MID_RES
9 .lib "/log651p.1" MID_DIO
10
11 .param per=200p
12 .param eWIDTH=200p
13 .param ePHASE=0
14
15 .include 'hypercore65_rx_hspice_model.enc'
16 .include 'hypercore65_tx_hspice_model.enc'
17 *.inc 'ttm_table.sp'
18 .include 'prbs_100ms.inc'
19
20 XTX_hspice_model data idriver<3> idriver<2> idriver<1> idriver<0>
21 + preemphasis_post<3> preemphasis_post<2> preemphasis_post<1> preemphasis_post<0>
22 + preemphasis_pre<2> preemphasis_pre<1> preemphasis_pre<0> sel_halftrate
23 + tpoutp tpoutn txvdd txgnd hypercore65_tx_hspice_model
24 XRX_hspice_model rpinp rpinn rx_eoutp rx_eoutn rxvdd rxgnd eqsel<2> eqsel<1> eqsel<0> hypercore65_rx_hspice_model
25
26 vtavdd txvdd txgnd 1.2v
27 vtavdd txgnd 0 0
28 vrxvdd rxvdd rxgnd 1.2v
29 vrxgnd rxgnd 0 0
30 vavdd gnd 0 0
31
32 vidriver<3> idriver<3> 0 1.2
33 vidriver<2> idriver<2> 0 0
34 vidriver<1> idriver<1> 0 0
35 vidriver<0> idriver<0> 0 0
36
37 vpre_post<3> preemphasis_post<3> 0 0
38 vpre_post<2> preemphasis_post<2> 0 0
39 vpre_post<1> preemphasis_post<1> 0 0
40 vpre_post<0> preemphasis_post<0> 0 0
41 vpre_pre<2> preemphasis_pre<2> 0 0
42 vpre_pre<1> preemphasis_pre<1> 0 0
43 vpre_pre<0> preemphasis_pre<0> 0 0
44 vsel sel_halftrate 0 0
45
46 veq2 eqsel<2> 0 1.2
```

A real case

- AMI model generation:



AMI Builder






```


38 (Usage Info )
39 (Type Boolean )
40 (Default True )
41 (Description "Getwave present in this model." )
42 )
43 )
44 )
45 (Model_Specific(FFE
46 )
47 (module_off
48 (Usage In )
49 (Type Integer )
50 (List 0 1 )
51 (Default 0 )
52 (Description "Turn Module off" )
53 )
54 (Number_of_FFE_Taps
55 (Usage In )
56 (Type Integer )
57 (Range 3 1 10 )
58 (Default 3 )
59 (Description "The total number of FFE taps" )
60 )
61 (Number_of_FFE_Pre_Taps
62 (Usage In )
63 (Type Integer )
64 (Range 1 1 10 )
65 (Default 1 )
66 (Description "The total number of pre-cursor FFE taps" )
67 )
68 (coeffout
69 (Usage In )
70 (Type String )
71 (Value "ffecoeffout.txt" )
72 (Description "The automatically determined FFE coefficients will be output to the specified file." )
73 )
74 (preset_taps (def
75 (P0 (Usage In) (Type String) (Value "0, 1, 0"))
76 (P1 (Usage In) (Type String) (Value "-0.06348943, 0.541411754, -0.111743042"))
77 )
78 (Default_Preset_Value (Usage In) (Type String) (List "P0" "P1" "nil") (Default "P0") (Description "nil"))
79 ) )
80 )
81 )
82 )
    
```

A real case

- AMI model validation:




Sigrity™
SystemSI™
technology



A real case



- IBIS model generation:




```

1  * Simulation testbench for hypercore45 Transceiver model
2  * Generated on Jan. 14, 2007
3
4  .options post brief captab acout 0 nopage nopiv nomod method gear probe
5
6  .libm ./log65lp.1 TT
7  .libm ./log65lp.1 TT_25
8  .libm ./log65lp.1 MID_RES
9  .libm ./log65lp.1 MID_DIO
10
11 .param per 200p
12 .param @WIDTH 200p
13 .param @PHASE 0
14
15 .include 'hypercore45_rx_hspice_model.asc'
16 .include 'hypercore45_tx_hspice_model.asc'
17 .inc 'sta_table.sp'
18 .include 'prbs_199ns.isc'
19
20 XTX hspice_model data idriver<3> idriver<2> idriver<1> idriver<0>
21 + preemphasis_post<3> preemphasis_post<2> preemphasis_post<1> preemphasis_post<0>
22 + preemphasis_pre<2> preemphasis_pre<1> preemphasis_pre<0> sel_halfrate
23 + tpoutp tpoutn txvdd txgnd hypercore45_tx_hspice_model
24 XRX hspice_model rpinp rpinn rx_eoutp rx_eoutn rxvdd rxgnd eqsel<2> eqsel<1> eqsel<0> hypercore45_rx_hspice_model
25
26 vtXvdd txvdd txgnd 1.2v
27 vtXgnd txgnd 0 0
28 vrXvdd rxvdd rxgnd 1.2v
29 vrXgnd rxgnd 0 0
30 vqnd gnd 0 0
31
32 vidriver<3> idriver<3> 0 1.2
33 vidriver<2> idriver<2> 0 1.2
34 vidriver<1> idriver<1> 0 1.2
35 vidriver<0> idriver<0> 0 1.2
36
37 vpre_post<3> preemphasis_post<3> 0 0
38 vpre_post<2> preemphasis_post<2> 0 0
39 vpre_post<1> preemphasis_post<1> 0 0
40 vpre_post<0> preemphasis_post<0> 0 0
41 vpre_pre<2> preemphasis_pre<2> 0 0
42 vpre_pre<1> preemphasis_pre<1> 0 0
43 vpre_pre<0> preemphasis_pre<0> 0 0
44 vsel sel_halfrate 0 0
45
46 vqg2 eqsel<2> 0 1.2
    
```

Turn off EQ




Sigrity™ T2B™




A real case

- IBIS model validation



Sigrity™ T2B™



cadence®

T2B Validation Report

Date: 11:41 June 27, 2016

1 General Information

T2B version: 16.0.1.04281.002

File names and locations:

- T2B project file: HyperCore_TK2b
- File location: D:\Case_CDNS_20160616_IBIS_AMI\Modelize_TV\

2 IBIS Correlation Result Summary

FOM lower limit : 97%

Model Name	Buffer Type	Load	Figure of Merit (%)	Status
CDNS_SG_TXN	Driver	SPO ILC	98.3	PASS

3 Simulation Results

3.1 Model Validation Task 1

3.1.1 Simulation Setup

Description	Value
PowerRail_Resistance	0
PowerRail_Capacitance	0
PowerRail_Inductance	0
GroundRail_Resistance	0
GroundRail_Capacitance	0
GroundRail_Inductance	0
Signal_Resistance	50
Signal_Capacitance	0
Signal_Inductance	0
Vref	0



3.1.2 Load Diagram

3.1.3 Validation Result Plots

Validation Plot for Model : CDNS_SG_TXN And pin: neg_pos


A real case

- IBIS+AMI model validation






Circuit sim over transistor model in Sigirity™ SystemSI™ technology

Channel sim over IBIS+AMI model in Sigirity SystemSI technology



A real case

- IBIS+AMI model validation over a real channel



Agenda

Traditional signoff flow – circuit simulation

Channel simulation

- LTI system
- Power and Loss

IBIS+AMI model

- What is IBIS+AMI model
- Advantages?

IBIS+AMI model signoff flow

Why Cadence?

A real case

Conclusion

More than model generation/validation/simulation...

Conclusion

- An accurate IBIS+AMI model could be an alternative approach to validate your “system” design versus a transistor netlist model
- An accurate IBIS+AMI model consists of two parts – an **accurate IBIS model** and **an accurate AMI model** – **validation** is the key
- An accurate IBIS should be generated by a tool which can well describe a **truly differential pair** in all V/I, V/T and I/T curves, such as Sigrity™ T2B™ technology
- An accurate AMI model should be generated by a tool with a rich library such that the generation tool can use all available means in the library to describe all your possible designs, such as Cadence® AMI Builder
- A simulation environment which supports transistor netlist models – not only HSPICE, but also Spectre® simulation - is fundamental for IBIS+AMI model generation/validation, such as Sigrity™ SystemSI™ technology
- Sigrity SystemSI technology provides **good correlation between channel simulation and circuit simulation** Now, only with Sigrity SystemSI, you can trust channel simulation as you used to trust circuit simulation.
- More than model generation/validation and system simulation, Sigrity SystemSI + AMI Builder tools also provide a handy EQ design environment.....

Agenda

Traditional signoff flow – circuit simulation

Channel simulation

LTI system

□ Add delay to circuit

IBIS+AMI model

What is IBIS+AMI model

□ Add delay to circuit

IBIS+AMI model signoff flow

Why Cadence?



A real case

Conclusion

More than model generation/validation/simulation...

Sigrity SystemSI – probe all eyes at every stage

- Accompanied with Sigrity™ SystemSI™ SLA, advance EQ designer can use **“Probe all eyes”** and **“Output last 1000 bits at Tx input, Tx output, Rx input”** to validate if the EQ works properly







Eye before TX EQ

Eye After TX EQ

Eye Before RX EQ

Eye After RX EQ




Sigrity SystemSI – evolution of EQ adaption



While using AMI Builder's AMI model in Sigrity™ SystemSI™ SLA, you will be able to observe the evolution of EQ adaption and it will help you have a more clear picture about how the equalizer works

Sigrity SystemSI – evolution of EQ adaption

As you can see, in this simulation, the adaption is not stable yet. The parameters of AGC, CTLE, and DFE are still under tuning to find a better value.



You will notice some significant facts:

1. AGC parameter's value keeps moving up from 0 to 15us
2. CTLE parameter's value jumps between the range from 0 to 3 in the period from 0 to 15us
3. DFE parameter's value seems to be stable after 10us

```


(Rx1
  ( AMI_Version 5.1 )
  ( Ignore_Bits 40000 )
  ( Max_Init_Aggressors 25 )
  ( Init_Returns_Impulse False )
  ( GetWave_Exists True )
)

(Rx1
  ( AMI_Version 5.1 )
  ( Ignore_Bits 400000 )
  ( Max_Init_Aggressors 25 )
  ( Init_Returns_Impulse False )
  ( GetWave_Exists True )
)


(Rx1
  ( AGC
    ( agcspan 1 )
    ( agcspanmax 3 )
    ( agcspanpts 128 )
    ( mode_of 0 )
    ( to_file_out td_out.txt )
    ( adapt_cte_sel_file agc_out.txt )
    ( adapt
      ( adapt_on 1 )
      ( adapt_size 2048 )
      ( adapt_target 0.1 )
    )
  )
  ( CTE
    ( polIspc2auto
      ( dv 3 )
    )
    ( mode_of 0 )
    ( dftaps 64 )
    ( to_file_out td_out.txt )
    ( adapt_cte_sel_file cte_out.txt )
    ( adapt
      ( adapt_on 1 )
      ( adapt_on 1 )
      ( adapt_size 2048 )
    )
  )
  ( dfe
    ( mode_of 0 )
    ( Number_of_DFE_Taps 5 )
    ( coeff_dir dfecoeffout.txt )
    ( dfe_nns_50_nnn 1 )
    ( dfe_of 0 )
  )
)

(Rx1
  ( AGC
    ( agcspan 1 )
    ( agcspanmax 3 )
    ( agcspanpts 128 )
    ( mode_of 0 )
    ( to_file_out td_out.txt )
    ( adapt_cte_sel_file agc_out.txt )
    ( adapt
      ( adapt_on 1 )
      ( adapt_size 2048 )
      ( adapt_target 0.1 )
    )
  )
  ( CTE
    ( polIspc2auto
      ( dv 3 )
    )
    ( mode_of 0 )
    ( dftaps 512 )
    ( to_file_out td_out.txt )
    ( adapt_cte_sel_file cte_out.txt )
    ( adapt
      ( adapt_on 1 )
      ( adapt_on 1 )
      ( adapt_size 2048 )
    )
  )
  ( dfe
    ( mode_of 0 )
    ( Number_of_DFE_Taps 5 )
    ( coeff_dir dfecoeffout.txt )
    ( dfe_nns_50_nnn 1 )
    ( dfe_of 0 )
  )
)
    
```

Sigrity SystemSI – evolution of EQ adaption



Sigrity SystemSI – evolution of EQ adaption



cā d e n c e[®]

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, PowerSI, and Spectre are registered trademarks and Sigrity, SystemSI, and T2B are trademarks of Cadence Design Systems, Inc. in the United States and other countries.. All rights reserved. All other trademarks are the property of their respective owners.