# Package RLC Extraction and Assessment Solution

cādence

Paddy Wu

cādence

Oct. 16, 2015

October 20, 2015 © 2014 Cadence Design Systems, Inc. All rights reserved.









The XtractIM Electrical Performance Assessment functions







# **EPA (Electrical Performance Assessment)**



Three major functions that XIM EPA can support.

- 1. Signal analysis for signal integrity (SI)
- 2. P/G analysis for power integrity (PI)
- 3. Current checking for power integrity (PI)

October 20, 2015 © 2014 Cadence Design Systems, Inc. All rights reserved.

### cādence<sup>™</sup>

## **Application1 – Impedance check**



#### cādênce"

Signal

Analysis

# **Application1 – Impedance check**







- <u>Trace cross layer reference</u> shows the net names for the reference plane shapes directly above and below the corresponding trace segment
- Trace coplanar reference shows the net names for the reference plane shapes next to the corresponding trace segment on the same layer cādence

October 20, 2015 © 2014 Cadence Design Systems, Inc. All rights reserved.

### **Application1 – Impedance check**

# APD $\rightarrow$ ASI $\rightarrow$ XtractIM Integration Flow



#### cādence<sup>®</sup>

Signal Analysis

# **Application2 – Net Coupling Check**



Cross probing helps to resolve issue intuitively



## **Application2 – Net Coupling Check**

Net count	Net name	Aggressor net with max coupling	Max coupling coefficient	% length with max coupling	% length with coupling coef >0.05	% length with coupling coef 0.001~0.05	Total coupling index (mm-%)
1	P3E_SLOT2_TX_C_DP0-P3E_SLOT2_TX_C_DN0	P3E_SLOT2_TX_C_DP1	0.163%	40.183		40.183	2.605
2	P3E_SLOT2_TX_C_DP1-P3E_SLOT2_TX_C_DN1	P3E_SLOT2_TX_C_DP2	0.573%	1.132		43.513	2.941
3	P3E_SLOT2_TX_C_DP2-P3E_SLOT2_TX_C_DN2	P3E_SLOT2_TX_C_DN1	0.573%	1.138		34.387	2.668
4	P3E_SLOT2_TX_C_DP3-P3E_SLOT2_TX_C_DN3	P3E_SLOT2_TX_C_DN2	0.1259 8	36.798		15.328	2.177
5	P3E_SLOT2_TX_C_DP4-P3E_SLOT2_TX_C_DN4	P3E_SLOT2_TX_C_DN3	0.125%	15.686		15.686	0.754
6	P3E_SLOT3_TX_C_DP0-P3E_SLOT3_TX_C_DN0	P3E_SLOT3_TX_C_DP1	0.156%	45.886		45.886	2.881
7	P3E_SLOT3_TX_C_DP1-P3E_SLOT3_TX_C_DN1	P3E_SLOT3_TX_C_DN0	0.147%	46.545		56.715	3.440
8	P3E_SLOT3_TX_C_DP2-P3E_SLOT3_TX_C_DN2	P3E_SLOT3_TX_C_DN1	0.156%	42.769		71.100	4.302
9	P3E SLOT3 TX C DP3-P3E SLOT3 TX C DN3	P3E SLOT3 TX C DN2	0.156%	55.397		60.345	3.541
10	P3E_SLOT3_TX_C_DP4-P3E_SLOT3_TX_C_DN4	P3E_SLOT3_TX_C_DP5	2.808%	26.979		68.281	47.643
11	P3E_SLOT3_TX_C_DP5-P3E_SLOT3_TX_C_DN5	P3E_SLOT3_TX_C_DN4	2.810%	28.293		71.503	54.733
12	P3E SLOT3 TX C DP6-P3E SLOT3 TX C DN6	P3E SLOT3 TX C DN5	2.810%	30.093		62.280	45.025
13	P3E_SLOT3_TX_C_DP7-P3E_SLOT3_TX_C_DN7						

![](_page_8_Picture_2.jpeg)

#### Through this test, you will see,

- Tight coupling pairs
- Max coupling aggressor
- Dangerous vs. safe coupling
  → 18X( = 2.81% / 0.156%)

#### cādence<sup>°</sup>

Signal

Analysis

October 20, 2015 © 2014 Cadence Design Systems, Inc. All rights reserved.

![](_page_9_Picture_0.jpeg)

### **Application3 – Net Delay/Skew Check**

#### **Memory Bus Design**

![](_page_9_Figure_3.jpeg)

#### **Net Length/Delay Summary**

Net	Total trace length( $\triangle$	Total trace delay(ns)
SDRAM_ADDR	1.340	0.008
SDRAM_ADDR	1.817	0.012
SDRAM_ADDR	1.981	0.013
SDRAM_ADDR	2.251	0.014
SDRAM_ADDR	2.841	0.018
SDRAM_ADDR	5.228	0.031
SDRAM_ADDR	5.241	0.031
SDRAM_ADDR	5.265	0.032
SDRAM_ADDR	5.391	0.034
SDRAM_ADDR	5.527	0.032
SDRAM_ADDR	5.693	0.036
SDRAM_ADDR	5.860	0.037
SDRAM_ADDR	5.872	0.037
SDRAM_ADDR	6.034	0.037
SDRAM_ADDR	6.601	0.041

#### cād<sup>®</sup>nce<sup>™</sup>

### **Application4 – RLC Check**

![](_page_10_Picture_1.jpeg)

#### High Speed I/O Design

![](_page_10_Picture_3.jpeg)

#### **Quick RLC Extraction**

Power Net $\triangle$	Ref Groun	L(nH)	C(pF)
1F_TX_0_N	VSS	5.5377	1.8513
1F_TX_0_P	VSS	5.5519	1.8704
1F_TX_1_N	VSS	4.7291	1.5823
1F_TX_1_P	VSS	4.7043	1.5878
1F_TX_2_N	VSS	5.1236	1.7420
1F_TX_2_P	VSS	5.1206	1.7351
1F_TX_3_N	VSS	4.4588	1.5081
1F_TX_3_P	VSS	4.4402	1.5160
1F_TX_4_N	VSS	4.9430	1.6869
1F_TX_4_P	VSS	4.9231	1.6848
1F_TX_5_N	VSS	4.2315	1.4292
1F_TX_5_P	VSS	4.2369	1.4276

cādênce™

![](_page_11_Figure_0.jpeg)

cādîênce

### **Application6 - PWR/GND Couple**

Power Net	Ref Ground Net	L(nH) 🛆	C(pF)
EVDD18_TX	EVSS18_TX	0.0872	51.6027
VCCK	GNDK	0.1999	50.2715
VDDA12_VBO	VSSA12_VBO	0.5152	8.2681
VCCIO	GNDK	0.5342	1.8993
VCCIO18_EPI	EVSS18_TX	0.6679	2.5377
VDDQ	VSSQ	0.7138	8.6293
VDDA33_VBO	VSSA12_VBO	1.0993	1.9119
VDD2	VSSQ	1.3505	1.1996
EVDD18_PLL1	EVSS18_TX	1.5725	0.4981
EVDD18_PLL7	EVSS18_TX	1.5808	0.5554
EVDD18_PLL8	EVSS18_TX	1.5986	0.5181
EVDD18_LDOPLL7	EVSS18_TX	1.7999	0.4061
EVDD18_LDOPLL6	EVSS18_TX	1.8451	0.4020
EVDD18 LDOPLL8	EVSS18 TX	1.8834	0.5537
VDDCA	EVSS18_TX	2.0899	0.2757
EVDD18_PLL6	EVSS18_TX	2.1077	0.6014
EVDD18 LDOPLL4	EVSS18 TX	2.1681	0.5882
VD0IO3 TX_VDD_25	VSSIO3	E	VDD18_P
		E	VDD18_P
		E	VDD18_L
	RX_AVSS_25	vssio2 E	VDD18_L
			VDD18_L
	HDMI_GP		
33 VDDP15			
VDDIO 1	VSIO1		DD18 PL
	Power Net EVDD18_TX VCCK VDDA12_VBO VCCIO VCCIO18_EPI VDDQ VDDA33_VBO VDD2 EVDD18_PLL1 EVDD18_PLL1 EVDD18_PLL8 EVDD18_LDOPLL7 EVDD18_LDOPLL6 EVDD18_IDOPLL8 VDDCA EVDD18_PLL6 EVDD18_PLL6 EVDD18_LDOPLL4	Power Net Ref Ground Net EVDD18_TX EVSS18_TX VCCK GNDK VDDA12_VBO VSSA12_VBO VCCIO GNDK VCCIO18_EPI EVSS18_TX VDDQ VSSQ VDDA33_VBO VSSA12_VBO VDD2 VSSQ EVDD18_PLL1 EVSS18_TX EVDD18_PLL7 EVSS18_TX EVDD18_PLL8 EVSS18_TX EVDD18_LDOPLL7 EVSS18_TX EVDD18_LDOPLL6 EVSS18_TX EVDD18_LDOPLL6 EVSS18_TX EVDD18_PLC6 EVSS18_TX EVDD18_PLC6 EVSS18_TX EVDD18_LDOPLL4 EVSS18_TX EVDD18_LDOPLA EVSS18_TX EVD	Power Net      Ref Ground Net      L(nH)        EVDD18_TX      EVSS18_TX      0.0872        VCCK      GNDK      0.1999        VDDA12_VBO      VSSA12_VBO      0.5152        VCCIO      GNDK      0.5342        VCCIO      GNDK      0.5342        VCCIO      GNDK      0.5342        VCCIO      GNDK      0.5342        VCCIO18_EPI      EVSS18_TX      0.6679        VDDQ      VSSQ      0.7138        VDDA33_VBO      VSSA12_VBO      0.7138        VDD2      VSSQ      0.7138        VDD2      VSSQ      0.7138        VDD2      VSSQ      1.0993        VDD2      VSSQ      1.3505        EVDD18_PLL1      EVSS18_TX      1.5725        EVDD18_DOPLL7      EVSS18_TX      1.5986        EVDD18_LDOPLL6      EVSS18_TX      1.8834        VDCA      EVSS18_TX      1.8834        VDDCA      EVSS18_TX      2.1681        EVDD18_LDOPLL4      EVSS18_TX      2.1681        EVDD18_LDOPLL4      EVSS18_TX      2.1681

- Check if the reference is correct or not in current design.
- Check if inductance passes spec or not.

50						
81	Ref Ground Net	L(nH) 🛆	C(pF)		Ground Net	L(nH) 🛆
54	EVSS18_TX	0.0872	51.6027		EVSS18_TX	2.08988
81	GNDK	0.1999	50.2715		VSS	2.10294
61	VSSA12_VBO	0.5152	8.2681		GNDK	2.12942
20	GNDK	0.5342	1.8993		VSSQ	2.36701
37	EVSS18_TX	0.6679	2.5377		GNDIO	2.39219
57	VSSQ	0.7138	8.6293		VSSCA	2.58214
37	VSSA12_VBO	1.0993	1.9119		VSSIO18_EPI	2.60306
14	VSSQ	1.3505	1.1996		VSSA12_VBO	2.78448
82	EVSS18_TX	1.5725	0.4981		VSSA33_VBO	2.874
8_PLL7	EVSS18_TX	1.5808	0.5554		EVSS18_PLL1	3.70874
8_PLL8	EVSS18_TX	1.5986	0.5181		EVSS18_LDOPLL6	3.8871
8_LDOPLL7	EVSS18_TX	1.7999	0.4061		EVSS18_LDOPLL7	3.89717
8_LDOPLL6	EVSS18_TX	1.8451	0.4020		EVSS18_LDOPLL8	4.0381
8 LDOPLL8	EVSS18_TX	1.8834	0.5537		EVSS18_PLL8	4.07865
<b>\</b>	EVSS18_TX	2.0899	0.2757	.	EVSS18_PLL7	4.13481
8_PLL6	EVSS18_TX	2.1077	0.6014		EVSS18_LDOPLL1	4.14524
8_LDOPLL4	EVSS18_TX	2.1681	0.5882	_	EVSS18_PLL6	4.16143
B_PLLEPI	EVSS18_TX	2.3472	0.4330		EVSS18_LDOPLL4	4.34497

### cādence<sup>®</sup>

P/G

Analysis

### **Application7 – PDN Performance**

#### **Per Pin Inductance:**

![](_page_13_Figure_2.jpeg)

Pin NodeName	Self L(nH)	Total L(nH)	R(mOhm)
Node022704!!2_VSS::VSS	0.024	3.807	3.020
Node022705!!3_VSS::VSS	0.024	3.807	2.985
Node022706!!4_VSS::VSS	0.024	3.807	3.709
Node022707!!5_VSS::VSS	0.024	3.807	3.004
Node022708!!6_VSS::VSS	0.024	3.807	3.028
Node022709!!7_VSS::VSS	0.024	3.807	3.056
Node022710!!8_VSS::VSS	0.024	3.807	3.087
Node022711!!9_VSS::VSS	0.024	3.807	2.887
Node022712!!10_VSS::VSS	0.024	3.807	3.168
Node022714!!12_VSS::VSS	0.024	3.807	2.921
Node022715!!13_VSS::VSS	0.024	3.807	3.151
Node022716!!14_VSS::VSS	0.024	3.807	3.317
Node022717!!15_VSS::VSS	0.024	3.807	4.638
Node022718!!16_VSS::VSS	0.024	3.807	3.608
Node022721110 \/SS-\/SS	0.024	2 807	2 062

#### **Impedance Extractions:**

![](_page_13_Picture_5.jpeg)

![](_page_13_Figure_6.jpeg)

cādēnce<sup>®</sup>

P/G

Analysis

# Application8 – Current Density

### PDN design optimization through current density

![](_page_14_Picture_2.jpeg)

### cād tên ce"

Current

Checking

### **Application9 - Leadframe Model**

	J're	

#### 5mins model build 1mins model simulation

- 1. Wirebond pattern study
- 2. Special lead pattern study

	Othe	r Tool	Xtra	ctIM
	R (mohm)	AC L (nH)	R (mOhm)	L (nH)
Lead11	135.4	3.51	114.9	3.475
Lead12	98	3.19	80.4	3.124
Lead13	133.3	3.49	111.0	3.578
Lead14	129.1	3.29	105.8	3.301
Lead15	76.2	2.88	61.1	2.859
Lead16	241.9	3.63	198.8	3.745
Lead17	124.8	3.05	102.2	3.177
Lead19	209.5	3.27	169.9	3.441
Lead20	196.1	3.26	165.2	3.469
Lead21	208.3	3.30	166.7	3.516
Lead22	214.9	3.41	173.0	3.644
Lead23	227.5	3.61	182.4	3.802
Lead24	242.5	3.85	196.4	4.068
Lead25	236	3.83	191.4	3.994
Lead26	211.4	3.51	172.1	3.679

cādữnce<sup>°°</sup>

# **EPA functions**

#### **P/G Checking**

#### Net based

- 1. Find worse loop L & unbalance inductance
- 2. Find which ground net with the minimum loop inductance

#### <u>Pin based</u>

- 1. Easy to find per pin inductance
- 2. Find the power pin with the lowest coupling

Die-1

Die-2

#### **Signal Checking**

- Fast find out the impedance discontinuity location
- 2. Fast find out the timing difference between max. and min. trace
- 3. Coplanar net checking
- 4. Fast find out which net had big coupling

#### **DC Current Checking**

- Identify IR drop bottleneck area included vias, shapes,..
- 2. Identify high current density area that exceeds limit (PDC)
- Avoid regional overheat caused by high current density (PDC)

cādence

October 20, 2015 2014 Cadence Design Systems, Inc. All rights reserved.

# How to use these applications

0

#### <u>16 corner wire</u>

![](_page_18_Picture_2.jpeg)

Case	PWR DC-R	GND DC-R	Difference Of PWR
Customer spec.	3.7	3.2	
16 corner wire	15.7	11.0	+324.3%
16 center wire	16.8	12.6	+354.1%
32 center+corner wire	9.0	6.9	+143.2%
48 center+corner wire	6.8	5.3	+83.8%
158 wire P/G via only	3.7	3.2	Target

- More wirebonds can get lower DC-R.
  It seems that the DC-R will be converged if added enough wire

![](_page_19_Picture_5.jpeg)

### How do we efficiently add wirebonds if limited wirebonds?

cādence

#### P/G current density

![](_page_20_Picture_2.jpeg)

#### P/G current density with cursor

![](_page_20_Picture_4.jpeg)

### cādence°

![](_page_21_Picture_1.jpeg)

#### P/G current density with cursor

![](_page_21_Picture_3.jpeg)

#### cādence°

Case	PWR DC-R	GND DC-R	Difference Of PWR
16 corner wire	15.7	11.0	+324.3%
16 center wire	16.8	12.6	+354.1%
32 center+corner wire	9.0	6.9	+143.2%
48 center+corner wire	6.8	5.3	+83.8%
158 wire P/G via only	3.7	3.2	Target
158 wire P/G/S via+manual added	2.1	1.6	-43.2%

Reduce current density can reduce DC-R effectively.

![](_page_22_Picture_3.jpeg)

# Case2 – Leadframe PKG with RLC application

Three major issue for the electrical tools

- 1. DXF to APD/SiP with netlist in
- 2. RDL to APD/SiP with netlist in
- 3. Run time

![](_page_23_Picture_5.jpeg)

![](_page_23_Figure_6.jpeg)

cādence<sup>®</sup>

# Case3 - Automation check by TCL commands

![](_page_24_Figure_1.jpeg)

# cādence<sup>2</sup>

# Summary

 Allegro + Sigrity enables seamless physical and electrical design flow

cader

- Easy for use
- Well layout version control for simulation
- Fast for simulation
- Support automation
- Fast to find and optimize potential risk
  - Impedance/ Trace Timing
  - Power/Ground Inductance
  - Power/Ground Current Density

### Is it possible to check PCB layout ?

![](_page_26_Picture_1.jpeg)

![](_page_26_Picture_2.jpeg)

### cādence<sup>™</sup>

cādence®