



# Smart Die/Package/PCB Planning and Optimization - 跨晶片/封裝/電路板的評估與優化

Thunder Lay  
2015/10/16  
thunder@cadence.com





# Agenda

- Design Optimization Challenges
  - Cost vs. Performance vs. Time
- IC-PKG-Board Co-Design Solutions
- More Design Scenarios
- Summary

# Chip-Package Evaluation Problem


Faraday  
CDNLive 2015



# Co-Design Scenario and Barriers



Pains for:

1. Lack global view to assign connectivity.
2. Long iteration time to converge Ball/Bump assignment.
3. ECO issue and Netlist maintenance.
4. Suffering the ASIC schedule.




2 weeks

PCB




2 weeks



2 weeks






PKG



# Proposed Co-Design Solution


Resolved Pains:

1. Co-design platform to include PCB-PKG-IC.
2. Global view to discuss Pin-Net assignment.
3. Net Manager to maintain Hierarchical Netlist.
4. Improve ASIC design cycle time.




# Multi-Dimensional Co-Design

- System view with multi-Dimensional data and tools to optimize IC-PKG-PCB designs.




# Interface Driven Floorplan capability

- Interface
  - A system level logical grouping of signals grouped hierarchically by function - DDR4, PCIe Gen 3, SATA, etc...
  - May contain any levels of hierarchical sub-interfaces (bank0, bank1, etc.)
- Floorplan
  - The physical application of an interface to a specific device
  - Elements of a floorplan:
    - Pins, bit count, personalities, signal-power-ground ratios
  - May be moved and swapped



# Bundle Driven Pin-Net Assignment

- Route planning and connection optimization
  - Define route plans to guide implementation
- Route feasibility
  - Validate route plan quality and configuration
  - Minimizes iterations between design teams
- Integration with SiP Layout
  - Single file exchange to communicate design intent
  - Design tool compatibility with OSATs
- Detailed routing using imported route plan
  - Auto-Interactive Breakout Technology (AiBT)
  - Advanced Package Router (APR)






# Auto-Interactive Route Environment

## *Iterative Planning and Route Approach*


- Iterative stages of route planning drive's improved convergence
- Rats-nets grouped in bundle bus
- Bundle flow guided routing path
- Auto-Interactive routing in manufacturing quality data.
  - Break out
  - Truck route
  - Delay tune
  - Phase tune




# Capabilities ...




IO Pad Ring Construction




Bump Pattern Development




Net Management



Multi-Die Support



2.5D & 3D Planning



System Connection Planning

*Single Canvas Optimization of Chip-Interposer-Package-Board*


# Integrate With Existing Flows and Methodologies

Silicon, package, and PCB support using standard and generic formats


- Partial or complete data
- Merge & compare DEF

Highly flexible scripting with a robust API



- Multiple scripting options with open API
- Platform for third-party or custom applications



# IC-driven Ball Map Creation Flow





- Import BGA





- Die breakout feasibility routes
- Optimize BGA pins

- Load die abstract
- Identify diff pairs





- Export BGA ball map

- Create interfaces
- Bundle from die to BGA
- Creates initial BGA pin-out




- Import design to SiP Layout
- Die breakout routing
- Auto package routing

# Standalone BGA Ball Map Creation Flow




- Import BGA






- Define personalities
- Create pattern of personalities

Ball ID	Personality
286 mi2_rnd_2	mi1/mi2
287 mi2_rnd_3	mi1/mi2
288 mi2_rndv	mi1/mi2
289 mi2_rndrr	mi1/mi2
290 mi2_txcik	mi1/mi2
291 mi2_txd_0	mi1/mi2
292 mi2_txd_1	mi1/mi2
293 mi2_txd_2	mi1/mi2
294 mi2_txd_3	mi1/mi2
295 mi2_txdn	mi1/mi2
296 sdes_1_N	sdes
297 sdes_1_P	sdes
298 sdes_2_N	sdes
299 sdes_2_P	sdes
300 sdes_3_N	sdes
301 sdes_3_P	sdes
302 sdes_4_N	sdes
303 sdes_4_P	sdes
304 sdes_5_N	sdes
305 sdes_5_P	sdes
306 sdes_6_N	sdes

- Import nets and interfaces




- Identify and assign diff pairs




- Dynamically map the interfaces and nets to the BGA

- Breakout die to temp PCB substrate




- Create Excel ball map


- Import to SiP Layout




# Multi-substrate BGA ball map optimization Flow




- Import .PCB file
- Create BGA
- Import die abstract
- Create interfaces




- Import OrbitIO file into SiP Layout




- Create bundles from PCB to die



- Create bundles from die to BGA




- Do die breakout feasibility




- Do die and package breakout feasibility routing
- Do BGA pin optimization

# PCB-driven Ball Map Optimization Flow




- Import Allegro PCB file
- Export nets and add interface definitions




- Generate Excel ball map




- Create bundles from PCB to BGA



- Export BGA changes to DE-HDL (schematic)



- Optimize pin assignments to existing breakouts from the BGA




- Update PCB with logical and physical changes
- Route optimized design

# Case Study: Current Pad Ring Design Process

2 Months With Approximately 50 Iterations to Design the Pad Ring

## Manual Entry of Logic & Physical Data






# Case Study: OrbitIO Pad Ring Design Process




## Logic Data Entry



- Product Engineer focuses on logic
- Minimizes involvement of specialty engineers on per design basis
- Direction captured as design rules

- Changes in seconds, not hours/days
- Eliminate errors - rules driven design
- Immediate visualization
- Automatic management of pad modes

# Chip-PKG-PCB Co-Design Platform





# Summary

- Cross-platforms and Multi-fabrics Co-Design solution
- Global view for cost and performance optimization
- Data exchange with standard format
- Central netlist management
- Reduce design iteration and cycle time



**cā d e n c e<sup>®</sup>**