

Smart Die/Package/PCB Planning and Optimization - 跨晶片/封裝/電路板的評估與優化

Thunder Lay 2015/10/16 thunder@cadence.com

Agenda


- Design Optimization Challenges
 Cost vs. Performance vs. Time
- IC-PKG-Board Co-Design Solutions

cādence

- More Design Scenarios
- Summary

Chip-Package Evaluation Problem

Faraday CDNLive 2015



Co-Design Scenario and Barriers

Pains for:

- 1. Lack global view to assign connectivity.
- 2.Long iteration time to converge Ball/Bump assignment.
- 3.ECO issue and Netlst maintenance.
- 4. Suffering the ASIC schedule.

1 PCB Project Leader works with PCB Engineer P&R to converge BGA

2 weeks

PCB

Chi Flash Serdes DDR Chip GPIO CNB SATA



Project Leader works with IC P&R Engineer IO Placement

IC





Bump Pin Generation






Proposed Co-Design Solution


Resolved Pains:

Co-design platform to include PCB-PKG-IC.
 Global view to discuss Pin-Net assignment.
 Net Manager to maintain Hierarchical NetIst.
 Improve ASIC design cycle time.




Multi-Dimensional Co-Design

 System view with multi-Dimensional data and tools to optimize IC-PKG-PCB designs.




Interface Driven Floorplan capability

- Interface
 - A system level <u>logical</u> grouping of signals grouped hierarchically by function -DDR4, PCIe Gen 3, SATA, etc...
 - May contain any levels of hierarchical sub-interfaces (bank0, bank1, etc.)
- Floorplan
 - The <u>physical</u> application of an interface to a specific device
 - Elements of a floorplan:
 - Pins, bit count, personalities, signal-power-ground ratios
 - May be moved and swapped




Bundle Driven Pin-Net Assignment

- Route planning and connection optimization
 - Define route plans to guide implementation
- Route feasibility
 - Validate route plan quality and configuration
 - Minimizes iterations between design teams
- Integration with SiP Layout
 - Single file exchange to communicate design intent
 - Design tool compatibility with OSATs
- Detailed routing using imported route plan
 - Auto-Interactive Breakout Technology (AiBT)
 - Advanced Package Router (APR)



Auto-Interactive Route Environment Iterative Planning and Route Approach


- Iterative stages of route planning drive's improved convergence
- Rats-nets grouped in bundle bus
- Bundle flow guided routing path
- Auto-Interactive routing in manufacturing quality data.
 - Break out
 - Truck route
 - Delay tune
 - Phase tune




Capabilities ...



IO Pad Ring Construction




Bump Pattern Development



Net Management

cādence



Single Canvas Optimization of Chip-Interposer-Package-Board


Integrate With Existing Flows and Methodologies

Silicon, package, and PCB support using standard and generic formats


- Partial or complete data
- Merge & compare DEF

Highly flexible scripting with a robust API


- Multiple scripting options with open API
- Platform for third-party or custom applications



IC-driven Ball Map Creation Flow




Import BGA




- Die breakout feasibility routes
- Optimize BGA
 pins

Load die abstract Identify diff pairs



Export BGA ball map

- Create interfaces
- Bundle from die to BGA
- Creates initial BGA pin-out




- Import design to SiP Layout
- Die breakout routing
- Auto package routing

cādence"




Standalone BGA Ball Map Creation Flow






Multi-substrate BGA ball map optimization Flow








- Create BGA
- Import die abstract
- Create interfaces




Import OrbitIO file into SiP Layout








- Create bundles from PCB to die
- Create bundles from die to BGA
- Do die and package breakout feasibility routing
- Do BGA pin optimization




Do die breakout feasibility



PCB-driven Ball Map Optimization Flow



- Import Allegro PCB file
- Export nets and add interface definitions




Generate Excel
 ball map


- Create bundles from PCB to BGA

Allegro Design Authoring: Alleg File Edit New Place Elack (PGA_costom_interfaces) insinter 8E-PCB Tade Window 144b			cadence als
	0000	0	神・↓・◎・ /・□・	@ • # •		
4400 88	4444	18 14	*** A B 9 0 0		4 9 8	
Herwichy Herver	- 5 0	-		-	and the local division of the local division	
D Hat (27)						
0 00R0 60 ypw (25)	9		IN IS IN A REAL TO		740	
D DORD 60 Menory			POPULATION (PAGE 1)	AHT owners	40	
- 0 00/0 81 Menoy (n 1		PCHE_RNN(E)	Al 4 offerts	All	
Video Forta (33)			PCTE_RXP(5) PCTE_RXP(5)	AE J AE A	7P2	
D USE3_PCIE_method	a (13)		PI PATE POP (4)	AC	7112	
D Sate, merface (54)			PCIE_R2N(4)	AC4		
P #PSA_custom_reads D Browns CaceMow,C			Evel a line and a	AE5 streets	AU3	
al ibme of all and all all all all all all all all all al			PARE RANKED	ADS orca		
			PCTE_RXPC25	Y5 Lenn	ante AV1	
Gobal Sinvigation	** *		POIL POPUL	ALL	2002	
			No Include the Internation	202 0000	Carden Prikt?	
A P A	G		PATE PARED	AD1	area Mil	
Hereined Law	3		PCIE_RON(E)	ALC: APRIL	GROUP LA	
Contraction in the contraction of the contraction o	-					
1	- 2		1	Children Paperson	111	
					ances MP4	
		PROCESSOR	CH 1 FPGA_			
Design Name	Page	Type	Object Name	Prop Name	1	Prop Value
	2 . 2	· .	· 3		2	· .
PROCESSOR		nconent	vper_asc (/12/0	LOCATION		05
PROCESSOR		inconent	vper_asc (ii)	LOCATION		US
PROCESSOR		inconent	vper_ass (2) vper_ass (4)	EDCATION EDCATION		US
PICCESCR	USB3_PCIE_interface_C	revert	viet as (1)	LOCADON		
			view and (1)	LOCATION	-	00
0000755000	PRSA custom interfail C					

 Export BGA changes to DE-HDL (schematic)



Optimize pin assignments to existing breakouts from the BGA




- Update PCB with logical and physical changes
- Route optimized design


Case Study: Current Pad Ring Design Process

2 Months With Approximately 50 Iterations to Design the Pad Ring

Manual Entry of Logic & Physical Data




Case Study: OrbitIO Pad Ring Design Process



- Product Engineer focuses on logic
- Minimizes involvement of specialty engineers on per design basis
- Direction captured as design rules

- Changes in <u>seconds</u>, not hours/days
- Eliminate errors rules driven design
- Immediate visualization
- Automatic management of pad modes

Chip-PKG-PCB Co-Design Platform



cādence



- Cross-platforms and Multi-fabrics Co-Design solution
- Global view for cost and performance optimization
- Data exchange with standard format
- Central netlist management
- Reduce design iteration and cycle time

cādence®