

Allegro New Products -DFM / Rule Checkers

Eric / Graser 16 / Oct / 2015

Topic

- Allegro DFM Checker
 in Allegro PCB Manufacturing Option
- Allegro PCB Rules Developer / Checker Option



PCB Design & Production Flow

Documents requirement for production



PCB Design Rule Check Workflow



PCB Factory



Why to Check Manufacturing Issues?

- Increasing design complexity requires more specialized checking vs. traditional CAD tool DRCs
- Designs that pass standard DRCs may still contain issues that result in low manufacturing yields, or costly scrap
- Correcting fabrication issues can help to reduce the amount of design modification done by the fabricator
- If the fabricator is modifying your design, you have lost database integrity



Allegro PCB Manufacturing Option

DFM Checker

- Easy and fast check manufacture data on Allegro PCB designer environment.
- Cross probing the point of failure to Allegro PCB designer.

Documentation Editor

Easy and fast generate PCB manufacture documents.

Panel Editor

 Easy to make panelization, generate documents and components coordinate for Pick & Place





Allegro DFM Checker

© 2015 Graser Technology Co., Ltd. All Rights Reserved.

What's DFM Checker

Fabrication Data check

- IPC-2581
- Multiple rules check options
 - Rules by group (Streams)
- Imports physical check values
 - Constraint regions
 - Default physical check values
 - Create and store rule set templates
- Check runs in "Background"
 - Allegro editor and document editor can be used while checks are running
- Results review

- Violations listed by check category
- Cross probe of violation between violations list and Allegro PCB Editor
- Catches Violations before releasing to Manufacturing





Design For Manufacture (DFM)

DFM check categories

- Copper checks
 - Trace to trace, trace to pad, pad to pad, shape to pad,
 - Redundant pads, superimposed pads
 - Pads without drills
 - Antennas
 - Slivers
 - Acid traps
- Via checks
 - Through hole, laser drill
 - Plated, unplated
 - Backdrills to trace
- Plane checks
 - Positive, Negative

- Solder mask checks
- Paste mask checks
- NC Drill checks
 - Overlapping, coincidental, redundant
 - Drill to drill
 - Imploded Mill path, arcs
- Silkscreen checks
 - To soldermask, board outline
 - Min silkscreen width
- Netlist Compare
- Design Analysis

SECOND SET OF EYES

- Quality
- Cost

- Right first time
- Efficiency





Data Preparation

- All artwork film records must be defined
- IPC-2581 Layer mapping must be defined

A			🙀 Film Domain Sett	ing			
Film Control General Parameters			Film Name	Artwork	IPC2581	PDF	Visibility
Available films	Film options		воттом	×	x	 	
	Film name: BOTTOM		LYR3 GND	×	×		<u> </u>
Domain Selection	PDF Sequence: 6 🗧		LYR4_VCC_	×	×	×	×
	Botation:		PASTEMASK_BOTT	×	×	×	×
EF LYR3_GND_			PASTEMASK_TOP	×	×	×	×
	Offset X: 0.0000		SOLDERMASK_BOT	×	×	×	×
	Y. 0.0000		SOLDERMASK_TOP	×	×		<u>×</u>
	1. 0.000		SS_BUTTUM	×	×	×	×
I III IIII IIII IIIII IIIIIIIIIIIIIII	Undefined line width: 0.0000						
	Shape bounding box: 0.0000					•	
	0.0.1						
	Plot mode: (Positive						
	O Negative						
	Film mirrored						
Select all Add Replace	Full contact thermal-reliefs						<u> </u>
	✓ Suppress unconnected pads						
Check database before artwork	Draw missing pad apertures			ncel Help	1		
	🔲 Use aperture rotation						
Create Artwork	🗖 Suppress shape fill						
	Vector based pad behavior						
	🔲 Draw holes only						
OK Cancel Apertures	Viewlog Help						
		14					

Create DFM Project

Parel Documentation New from Editor Wigard	_10
Image: Second	 Style
Tools Help Getting Started Exit Release Package A Release Package is a repository for all manufacturing content. It is used to store and view all deliverables for manufacturing. Current Working Release Package: DEMOL_XML Location: D: \Allegro_DFM_Lab\Mfg_Opt_Demo\Mfg_Opt_Demo\DEMOL_XML Release Package Actions Create a nelesse package for the current PCB design. Use this option to current release package on the release package. Open the release package and enable design changes to the release package. Open the release package and enable design changes to the release package. Open the release package and enable design changes to the release package. Open the release package and enable design changes to the release package. Open the release package and enable design changes to the release package. Open the release package and enable design changes to the release package. Open the release package. Open the release package. Revisions The setvision Bescription: Last Saved: Image: Subscription: Image: Subscription Image: Subscription Description Last Saved: Image: Subscription Image: Subscription Image: Subscription Release Package Status Image: Subscription Image: Subscription Image: Subscription Image: Subscription Release Pa	
Release Package A Release Package is a repository for all manufacturing content. It is used to store and view all deliverables for manufacturing. Current Working Release Package: DEMOL_XML Location: D:\Allegro_DFM_Lab\Mfg_Opt_Demo\Mfg_Opt_Demo\DEMOL_XML Release Package Actions Image: Create a new release package for the universe package and enable updates. Use this option to annotate to current PCB design. Use this option to release package and enable updates. Use this option to annotate design changes to the release package and enable. Image: Create a new release package or the release package and enable updates. Use this option to annotate design changes to the release package and enable. Image: Create a new release package or the release package and enable updates. Use this option to annotate design changes to the release package. Image: Create a new release package or the release package. Image: Create a new release package as a revision. Older revisions can be restored and set as the current revision. Warning: Restoring a revision may result in loss of modifications made to the current release package. Image: Create a revision Description: Image: Create a revision Description: Image: Create a revision Description: Image: Create a revision Create a revision current release package as a revision. Older revision can be restored and set as the current release package. Image: Create a revision Create a revision can be restored and set as the current revision. Image: Create a revision Create a revision can be restored and set as the current revision. Image: Create a revision Create a revision can be restored and set as the current revision. I	
Release Package A Release Package is a repository for all manufacturing content. It is used to store and view all deliverables for manufacturing. Current Working Release Package: DEMOL_XML Location: D:\Allegro_DFM_Lab\Mfg_Opt_Demo\Mfg_Opt_Demo\DEMOL_XML Release Package Actions Create a release package for the current PCB delay. Use this option to contacts the current release package or replace the current release package. Open the release package and enable used to store and view the release package. Open the release package or replace the current release package or replace the current release package. Open the release package. Open the release package. Open the release package. Open the release package. Use Template Were intervisions can be restored and set as the current revision. Warning: Restoring a revision may result in loss of modifications made to the current release package. Current Servision: Resider intervision intervisions can be restored and set as the current release. Resider intervision intervision: Resider	
A Release Package is a repository for all manufacturing content. It is used to store and view all deliverables for manufacturing. Current Working Release Package: DEMOL_XML Docation: D:\Allegro_DFM_Lab\Mfg_Opt_Demo\Mfg_Opt_Demo\DEMOL_XML Release Package Actions Create a release package for the current PCB design. Use this option create a new release package or replace the current release package or replace the current release package or revisions Revisions Revision Revision Bescription Last Saved: Current Revision Release Package Status Current Release package content releative to the most recent PCB	
Current Working Release Package: DEMOL_XML Location: D: \u03c4llegro_DFM_Lab\Mfg_Opt_Demo\Mfg_Opt_Demo\DEMOL_XML Release Package Actions Create a nelease package for the current PCB design. Use this option is anotate gradee the current release package. Open the release package and enable updates. Use this option to annotate gradee the current release package. Image: Description terms the open release package. Image: Description terms the open release package as a revision. Older revisions can be restored and set as the current release package. Open the release package. Image: Description Current Revision Description: Image: Description Description Description Description Description Release Package Status Image: Description Last Saved: Image: Description Description Description Release Package Status Image: Description Last Saved Image: Description Description Description Release Package Status Image: Description Last Saved Image: Description Description Description Release Package Status Image: Description Last Saved Image: Description Description Description Description Release Package Status Image: Description Last Saved Image: Description Description Description	
Location: D:\Allegro_DFM_Lab\Mfg_Opt_Demo\Mfg_Opt_Demo\DEMOL_XML Release Package Actions Create a release package for the ourment PCB design. Use this option to annotate design changes to the release package and enable widdres. Use this option to annotate design changes to the release package and enable widdres. Use this option to annotate design changes to the release package and enable design changes to the release package and enable widdres. Use this option to annotate design changes to the release package and enable design. Use Template Open the release package and enable design changes to the release package and enable design changes to the release package and enable design. Concent the current release package as a revision. Older revisions can be restored and set as the current release package. Current Revision Description: Open the release package as a revision. Older revisions can be restored and set as the current release package. Status Image: Status are status of a release package as a revision. Older revisions can be restored and set as the current release package. Status Image: Status are status of release package content relative to the most recent PCB	
Release Package Actions Create a release package for the current PCB design. Use this option to create a new release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the current revision. Open the release package and enable updates. Use discurrent state. Revisions Preserve the current state of a release package as a revision. Older revisions can be restored and set as the current revision. Current Revision Description: Image: State are are are are are are are are are ar	
Create a new release package for the current FCB design. Use this option to create a new release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the release package and enable updates. Use this option to annotate design changes to the release package. Open the rele	
Revisions Preserve the current state of a release package as a revision. Older revisions can be restored and set as the current release package. Current Revision Description: Last Saved: Description Last Saved: Release Package Status The status of release package content relative to the most recent PCB	ickage but /se this option to ease package in
Cather Revision Save As Resister Description Last Saved Last Saved	×
Description Last Saved Release Package Status	Delete Revision
Release Package Status The status of release package content relative to the most recent PCB	
Release Package Status The status of release package content relative to the most recent PCB	
Release Package Status — The status of release package content relative to the most recent PCB	
Release Package Status — The status of release package content relative to the most recent PCB	
Release Package Status The status of release package content relative to the most recent PCB	
Release Package Status — The status of release package content relative to the most recent PCB	
The status of release package content relative to the most recent PCB	
design changes are shown below.	~
Content Status	®
DFM Checker Not Initiated	Δ
Documents Not Initiated CUUUUUUU	
Panel Design Not Initiated	



Build Stream & Check Rule

Delete Stream	Cross Ru	Stop Stream			
Select Streams	Probe PCB Integration	Resume List Run View	c <mark>a</mark> dei		
Stream List 🛛 📮 🗙 d	emoL - Advanced Streams DFM				
Name	Execute Name		Туре		
	Image: Constraint of the system of the sy	rical Electrical	Netlist Compare Signal Layer Negative Plane Solder Mask Silkscreen Paste Mask NC Data Signal Layer Signal Layer Negative Plane Negative Plane		
	hecks Constraints Areas Results				

Stream Setting Flow





Create Stream

Create Stream

Lemol.dfm* - Allegro DFM Check	er			_! _ ! _ ! _ !
Home Vicw Toxat:				 Style Y 🕐
Add Stream Open Stream Delete Stream Save Stream Select Streams Copy Stream Stre	Cross Probe PCB Integration	Run Pause Stop Stream List View		cādence°
Stream List 🛛 📮 🗙	My_Demo - Advanced Streams DFN			Ф
Name	Execute Name		Туре	
My_Demo	▶ 🔽 Preprocess Optimization	0	Preprocess	

Add Checking Rule

User Conference Graser



Add Check Rule







Check Rule Sample

User Conference

Graser



若為單獨對應條件,則 constraint 設定値及接引用,如 Line to Line。
 若有多對應條件,則會引用最大 constraint 設定值,如 Line to Pad。

Support Constraint Region

🗳 Electrical		1	1					ino To				1
+ Physical	Objects	Referenced	Line	Thru Pin	SMD Pin	Test Pin	L Thru Via	BR Via	Test Via	Shane	Bond Finger	Hole
Spacing	Type S Name	 Spacing CSet 	mil	mil	mil	mil	mil	mil	mil	mil	mil	mil
File Spacing Constraint Set	* *	*	*	*	*	*	*	*	*	*	*	*
⊡ Net	Dsn 🗖 demoL	DEFAULT	5.0000	5.0000	5.0000	5.0000	5.0000	5.0000	5.0000	5.0000	5.0000	8.0000
Net Class-Class	Rgn POWER-REGION	POWER NETS	8.0000	8.0000	6.0000	8.0000	8.0000	8.0000	10.0000	10.0000	5.0000	10.0000
🗄 🕞 Region												
🖻 📲 All Layers												
Line												
III Disc												
	K							/ /				
DWER-REGION_Outer_Ele	ctrical - Signal Layer check											
Name		POWER-	REGION	_Outer_El	lectrical							
Layers		[Outer El	ectrical]									
Drill Layers		[All NC]										
Checks		TT, TC,	CC, TP, C	P, CPCP,	SMSM, V	IV, LY	, THTH,	SMV, SN	4LV,SMI	TH, VTH,	LVTH, DTH	C, DT
Shape/Size Filter												-
NC Tool Filter												
Area		POWEL-	REGION	_All_Elec	trical 🦯							
Auto Fix Errors												
Details				/	/							
Board Outline spacing												
Copper spacing (Different	t Nets)											
📝 TT - Track to Track		8.000000										
📝 TC - Track to Copper		10.00000	0 🖌									
CC - Copper to Copper		12.00000	0									
📝 TP - Track to Pad		10.00000	0									
🕼 CP - Copper to Pad		10.00000	0									
∃ Pad spacing												
Drill spacing												
🕀 Annular Ring												



Netlist Compare

My_Demo - Advanced Streams DFM		4
Property	Value	
표 📝 Preprocess Optimization 0 - Optimization Preprocess		
🖃 🗹 Netlist Compare 1 - Netlist Compare		Specific external Netlist
Name	Netlist Compare 1	file(IPC-D-356 format)
Actions	Import, Extract, Run	
🗆 Details		
🖃 📝 Import External Netlist		
File name		
Netlist type	IPC-D-356A	
🖃 📝 Extract CAM Netlist		
Allow CAM nets without pads		
Allow Single Point CAM net		可进择IFC-D-330或 IFC-
🔲 Treat Neg Planes as Single CAM net (no splits in Plane)		D-356A
🖃 📝 Run Netlist Compare		
🔲 Ignore Extra External Nets at CAM Points		
Ignore Missing External Nets for CAM Nets		
표 📝 Signal Layer 2 - Signal Layer check		
🛨 📝 Negative Plane 3 - Negative Plane check		
Checks Constraints Areas Results		



Select Area when run

🔯 🔚 🛛 🕹 thester	1.4	
Home View Teels		∧ Siyle × 🕖
 ♣ Add Check ✓ ▲ Move Up ★ Delete Checks ♦ Move Down ♦ Select Checks ✓ ♦ Copy Check Checks 	Run Use Entire Area Use Board Outline Area Use Selected Area	c <mark>a</mark> dence°
Stream List 🛛 📮 🗙	Execute Stream	.
Name	Execute the current stream	Туре
▶ demoL	Preprocess Optimization 0	Preprocess
	🔽 Netlist Extract	Netlist Compare
	📝 Signal Layer 2	Signal Layer
	Negative Plane 3	Negative Plane
	🐼 🛛 Solder Mask Layer 4	Solder Mask
	Silkscreen Layer 5	Silkscreen
	🕼 Paste Mask Layer 6	Paste Mask
	NC Data Layer 7	NC Data
	demoL_Outer_Electrical	Signal Layer
I I	POWER-REGION_Outer_Electrical	Signal Layer
	demoL_Inner_Neg_Electrical	Negative Plane
	POWER-REGION_Inner_Neg_Electric	al Negative Plane
	Checks Constraints Areas Results	
Select Command		mil



Category Results & Cross Probing

- Constraints and constraint regions are extracted by DFM Checker
- Automatically creates a default verification "stream"
 - From the layer structure, constraints and constraint regions
- DRC markers are added into PCB Editor
 - Selection in the error lists in DFM Checker will zoom to the error location in PCB Editor
 - Details shown through tooltip in PCB Editor





Generate Report





Error Chart

Kallegro PCB Designer (was Performance L): demoLGr.brd Project: F/Mfg_Opt_Demo						
<u>File E</u> dit <u>V</u> iew <u>A</u> dd <u>D</u> isplay Set <u>up</u> <u>S</u> hape <u>L</u> ogic <u>P</u> lace FlowPla <u>n</u> <u>R</u> oute Analyze	Manufacture Tools		_	_	^ Style	• 🕜
GraserWARE <u>H</u> elp						
🚹 🗁 🖬 👎 🗅 🗙 🥱 J @ J 🖉 🖉 🕅 🕅 🕅 🔍 Q Q Q Q Q 📿 🔀 🗿 🕥 🗌	📓 🖬 LGr.dfm* - M30003 M Ch	ecker				
	Home View Tools		_	_	_	
	💥 Validate 🕤 🛛 🎦 Tree Display 🕤	🛛 🚣 🔺 🖉	🔺 🍐 🚛	Zoom to erro	ors in PCB	
	💥 Invalidate 👻 🏪 Markers Displa			Lock Layer V	sibility	C
demoLGr: Execution 0 /下午 05:17:13, 2015/9/15/ - Results Bar Chart X	Select Errors →	Probe Comment	Report Results	Hide Validat	ed Errors Chart	List
13 13	Errors		Utilities	Co integra	ation Vie	ew
12.	demoLGr - Advanced Streams DFM					
11.	□ Execution 0 /下午 05-12:12, 2013/	9/15/ - 26 Errors, 0 Hidden				
10.	CB - Copper to One Up Bord	dden ar 4 Errore 0 Hiddon				
9 • [4.5 4.8024]: 10 Errors	Id Distance	Layer	X1	Y1	X2	Y2
8.	0 0.0000	L3:LYR3_(GND)	-2.6313	2000.0692	3.8234	2000
7 • demoldr_Outer_Electrical :	1 10.6065	L3:LYR3_(GND)	0.0000	2150.0000	7.5000	2142
6 · [4.5] 3	3 14.1421	L5:LYR4 (VCC)	0.0000	2150.0000	10.0000	2000
5 · [4.8008]2 [4.802411			11		2 2 2	
4.		l pad types - 7 Errors, 0 Hi Hidden	aden			
3.	☐ KM - Silkscreen to Solder M	ask - 1 Errors, 0 Hidden				
2. [4.5042]1	Id Distance	Silk Layer	X	Y	Line Width	S/M
1111	► II [0.0000	T10:22_ROTIOM	1920.0000	2200.0000	12.0000	35.00
	SBO - Silkscreen to Board O	utline - 4 Errors, 0 Hidden				
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Id Distance	Layer	X1	Y1	X2	Y2
Distance 🔽 🔄 🗔 💽	13 0.0000	L13:SS_TOP	1850.0000	2255.8551	1850.0000	225
ка кала кала кала кала кала кала кала к	14 0.0000	L13:SS_TOP	1850.0000	2327.9301	1850.0000	232
CG R52	15 1.3762	L13:SS_TOP	1848.6238	2363.8137	1850.0000	236.
R49 📜 R54 R15 😻	Checks Constraints Areas Results					
The synchronize Allegro." T			_	-	R	
The second secon			(a)			
			ιαι			
Skill Top (2430.0000, 1630.0000 PA	one N/A DRC 0					



Stream Rule Reuse





Summary of DFM Checker

- Check manufacture data (IPC-2581) with design rules
- Auto generate IPC-2581 to go through DFM check flow
- Direct copy constraint setting value into DFM check rule
- Support constraint region design check
- Netlist Compare for consistency check
- Select Area when run
- Category Results & Cross Probing
- Error Chart for Quality Analysis
- Reuse of Stream





Allegro PCB Rules Developer / Checker Option

© 2015 Graser Technology Co., Ltd. All Rights Reserved.

Allegro PCB Rules Developer & Checker

Many companies want the ability to extend the rules that Cadence® Allegro® products provide

- Customized to their fabrication/assembly needs
- Adopt new emerging fabrication, assembly, test processes before they are supported by the tools

Allegro Rules Developer

- Enables customers to create new rules using a relational algebra expression language
 - A programming language that simplifies the creation of rules for DRC checks of all design data types in Allegro platform
 - A platform independent and version agnostic with Allegro platform
- Allows sharing of custom rules with other user sites, vendors and customers
- Provides a starter set of rules to help users get started quickly

Allegro Rules Checker

- Enables customization of rules for a set of designs
- Integrated with Allegro PCB Editor
 - Load rules into Allegro Constraint Manager
- Run the checks

ser

- Adds DRC violation markers in Allegro PCB Editor

RAVEL DRC System for PCB and SiP



Graser

© 2015 Graser Technology Co., Ltd.All Rights Reserved.

What is Ravel?

- <u>Relational Algebra Verification Expression Language</u>
- Ravel objects closely correspond to SiP / PCB objects
- Forms relations between objects and queries relational data through combination and filtering
- Can derive new objects through geometric and polygon operations





What is Ravel?

- Fully integrated with SPB tools directly runs on Allegro SiP / PCB design file
 - Manufacturing data export is not required
- Integrates seamlessly with Constraint Manager
- Geometrical operations are much faster
- Allows sharing of encrypted rules with customers
- Performs checks between different design data types
 - Silkscreen text-Soldermask
- Fewer lines of code to write the rules
- Easy to learn

Example -

On a 24-layer board, the "trace to board edge spacing" rule checks the distance between 17700+ clines (4400+ nets) and board outline for a constraint value of 100, and reports 2 errors in 10 seconds



Starter Rules

Silkscreen rules

- Min Spacing Silkscreen Line to pad
- Min Spacing Silkscreen Text to pad
- Min Spacing Silkscreen Line to exposed pad
- Min Spacing Silkscreen Text to exposed pad
- Min Height of Silkscreen
- Min Length Silkscreen line

• Etch Analysis Checks

- Min Spacing between Pin pad to board outline
- Min Spacing between SMD pad to board outline
- Min Spacing between Etch Trace to board outline
- Single pin nets check

Jser

Trace entry into SMD pad

- Testability Checks
 - Min Spacing between Silkscreen text to testpoint pads
 - Min Spacing between Silkscreen line to testpoint pads
 - Mask clearance check for testpoint pad
 - Min Spacing testpoint pads and board outline
- Soldermask Rules
 - Min Spacing Soldermask to Board outline
- Via Drill Rules
 - Max depth of blind microvia
- Assembly checks
 - Min Spacing between pad and component

Rule Checker

 To start the Allegro Relational Rules Checker Kit, choose Manufacture - Setup RAVEL Rules in CM





Define Check Values

Define Ravel check item & value





Load Earlier Selection

Reuse predefined Ravel check items & values





Add User Defined Rules

Load customized (compiled) ravel rules



Compile RAVEL

User Conference

Graser

Compile .rav to .ravc & .rave (by developer)



Cross-Highlighted Result in CM



Conference

Sample of Starter Rules



Silkscreen rules

- 1) Silk text to pad spacing
- 2) Silk text to exposed pad spacing
- 3) Silk line to pad spacing
- 4) Silk line to exposed pad spacing
- 5) Silk text height
- 6) Silkscreen lone line minimum length



User Conference Graser

Etch Analysis Rules

- 1) Pad to Board Outline Spacing
- 2) Single pin nets
- 3) SMD pad entry
- 4) Etch trace to Board Outline Spacing

Sample of Starter Rules







1) Silk text to testpoint pad spacing

- 2) Silk line to testpoint pad spacing
- 3) Testpoint pad to Board Outline spacing
- 4) Testpoint pad with no soldermask



User Conference

Outline Checks
1) Duplicate outlines
2) Outline with width > 0
3) Outline made of multiple line segments

4) Shapes on Outline layer with overlapping clines

Summary

- Directly integrated in Allegro
- Starter rules are ready
- User-definable / customizable
- Ravel is Object-oriented , faster than SKILL
- Standard check items & flow





Thanks !!!

© 2015 Graser Technology Co., Ltd. All Rights Reserved.