



# OrCAD Sigrity ERC

Advanced and Easy to Use PCB Electrical Check Tool

Oct. 16, 2015

Joy Li  
Cadence Design Systems

**cadence**<sup>®</sup>

# Topic 1

1. The gap between DRC and SI simulations is filled by Sigrity ERC/SRC
2. Demo
3. More ERC/SRC application examples
4. Conclusion

# DRC is the starting point of a good PCB design

- Good PCB SI design starts with adequate DRCs in layout tools
- Today's designs are getting complicated, DRCs are getting complicated too
- General limitations for complicated DRCs
  - Complicated DRCs are normally harder to set up
  - PCB designs are still measured in mil/mm, so the rules tend to be more conservative

# The gap between DRC and SI performance

- The gap between layout designers and SI engineers is huge
  - Have different design expertise
  - Using different tools
  - Measured by different units



*Layout/Board designer*

*Layout tools*

*Geometry domain (mil/mm)*

**Gap**




*SI engineer*

*Simulation tools*


*Electrical domain (mv, ps)*

# Sigrity ERC/SRC fills the gap

- Sigrity ERC/SRC fills the gap between layout designers and SI engineers
  - Expanded expertise
  - Using same tools
  - Measured by same units




# What is Sigrity ERC?

- Sigrity ERC is individual, segment-level view in geometry domain for PCB's SI performance with
    - Trace reference
    - Trace reference-aware impedance
    - Trace reference-aware coupling
    - Differential pair routing phase
    - # of vias and via locations, ....
  - Organized for easy SI performance interpretation
- 

# What is Sigrity SRC?

- Sigrity SRC is Macro, combined, net-level view in time-domain of impact due to ERC violations measured in mv&ps (no device model needed)
  - Setup considering termination impedance, data rate (pulse width, rise/fall time), and amplitude
  - Results with Tx/Rx/NEXT/FEXT waveforms, SI performance metrics
  - Organized to easy SI performance interpretation along with ERC





# ERC/SRC applications (1)

ERC → SRC  
→ SI simulation

- To screen board and to identify worst case for further analysis
- To investigate SI impact of design rule violations and trade-offs

Problems  
found in  
layout design

What is the impact  
in mv&ps?

To fix, or  
not to fix?

If layout problems can be  
quantified using mv/ps, it is  
much easier to decide



# ERC/SRC applications (2)

ERC ← SRC

- To find out how to fix SI problems shown in SRC simulation

How to fix them  
in layout

If problems can be root caused in layout, it is much easier to fix

How to fix it in layout?

Problems found  
in simulation  
results

# ERC/SRC applications (3)

ERC screening & sign-off  
SRC screening & sign-off

- To compare against ERC/SRC results with
  - Known-good design
  - Reference design
  - Part of the design that has been fully analyzed

SI engineer:  
Define  
ERC/SRC rules



Layout designer:  
Check for  
compliance



# Topic 2

1. The gap between DRC and SI simulations is filled by Sigrity ERC/SRC
2. Demo
3. More ERC/SRC application examples
4. Conclusion



# Demo board: DDR3 LRDIMM

- 1 buffer: U100
- 36 DRAMs: U1 – U36
- 10 layers



# Generate net groups

- 9 Data net groups
- These net groups can be used for both ERC and SRC

Trace check setup -> Net groups

Net group names	Tx component	Net name	Rx component(s)
<input checked="" type="checkbox"/> NG1_U100_U1_U10_U27_U36			
<input checked="" type="checkbox"/> NG1_U100_U11_U2_U26_U35			
<input checked="" type="checkbox"/> NG1_U100_U12_U25_U3_U34			
<input checked="" type="checkbox"/> NG1_U100_U13_U24_U33_U4			
<input checked="" type="checkbox"/> NG1_U100_U14_U23_U32_U5			
<input checked="" type="checkbox"/> NG1_U100_U15_U22_U31_U6			
<input checked="" type="checkbox"/> NG1_U100_U16_U21_U30_U7			
<input checked="" type="checkbox"/> NG1_U100_U17_U20_U29_U8			
<input checked="" type="checkbox"/> NG1_U100_U18_U19_U28_U9			
<input checked="" type="checkbox"/>	U100	MDQ56	U18, U19, U28, U9
<input checked="" type="checkbox"/>	U100	MDQ57	U18, U19, U28, U9
<input checked="" type="checkbox"/>	U100	MDQ58	U18, U19, U28, U9
<input checked="" type="checkbox"/>	U100	MDQ59	U18, U19, U28, U9
<input checked="" type="checkbox"/>	U100	MDQ60	U18, U19, U28, U9
<input checked="" type="checkbox"/>	U100	MDQ61	U18, U19, U28, U9
<input checked="" type="checkbox"/>	U100	MDQ62	U18, U19, U28, U9
<input checked="" type="checkbox"/>	U100	MDQ63	U18, U19, U28, U9
<input checked="" type="checkbox"/>	U100	MDQS7	U18, U19, U28, U9
<input checked="" type="checkbox"/>	U100	MDQS7*	U18, U19, U28, U9

*Net group naming:*

*InterfaceName\_TxCompName\_AllRxCompNames*

# SRC setup

- Simple and easy

Set up Simulation Option

Level-1 (Single lines with ideal PDN; delay, loss, reflection effects)  
 Level-2 (Coupled lines with ideal PDN; plus trace, via xtalk effects)  
 Level-3 (Coupled lines with non-ideal PDN; plus return path and SSO effects)  
 Level-4 (3DFEM model based; lack of reference cases)

---

Transient Time Step (ps):   
 Coupling (%):   
 Rise Time (ps):   
 Sim Time:  ns

OK Cancel

Set up SI Metrics Check Wizard

Set up Tx/Rx Models

Import Tx/Rx Models Export Tx/Rx Models

Interface and ckt type	Tx_term type	R(ohm)	C(F)	V_low(V)	V_high(V)	Tdelay(s)	T_r(s)	T_f(s)	T_w(s)	T_period(s)	Rx_term type	R(ohm)	C(F)	(S)Rx_term type	(S)R(ohm)	(S)C(F)
NG1:SE	R	40	-	0	1	0p	100p	100p	525p	30n	R	40	-	R	5000	-
NG1:Diff	R	40	-	0	0.5	0p	100p	100p	525p	30n	R	40	-	R	5000	-

# SRC simulation


- 9 data signal net groups selected, with 72 SE nets and 9 diff pairs
- Level-2 simulation with
  - Trace-2-trace couplings
  - Via-2-via couplings
- Simulation time: 18.5min

```
Output
Loading case file into SPDSIM ...
Simulation Start ...
Extracting trace/pad parameters ...
Total number of nets: 81 in time domain ...
81 nets left ...
80 nets left ...
79 nets left ...
78 nets left ...
77 nets left ...
76 nets left ...
75 nets left ...
74 nets left ...
73 nets left ...
72 nets left ...
71 nets left ...
70 nets left ...
69 nets left ...
68 nets left ...
67 nets left ...

18 nets left ...
17 nets left ...
16 nets left ...
15 nets left ...
14 nets left ...
13 nets left ...
12 nets left ...
11 nets left ...
10 nets left ...
9 nets left ...
8 nets left ...
7 nets left ...
6 nets left ...
5 nets left ...
4 nets left ...
3 nets left ...
2 nets left ...
1 net left ...
Simulation Done. Simulation time: 1108.8 (sec.)
```




# SRC results – Tx/Rx/NEXT/FEXT waveforms





- Tx / Rx / NEXT / FEXT waveforms

*Which net group's traces are longer?*





# SRC results – FEXT for data signals

- Chart FEXT Vmax for all 9 data net groups



# SRC results analysis – FEXT Vmax

- The longer data signals at **U13** have **less** FEXT
- The shorter data signals at **U14** have **more** FEXT





# ERC setup

- ERC setup: Also simple and easy
- All 4 net groups are included in running ERC

Set up Trace Check Wizard

Set up Trace Check parameters

Impedance/Coupling Check Option

- Impedance
- Coupling Coefficient

Trace coupling parameters

Coupling  %

Rise time  ps

Nets Selection Option

- Check all signal nets(enable all signal nets)
- Check all enabled signal nets
- Check by NetGroup

Notes: Go to Net Manager to enable nets for Trace Check

Notes:

- 1.Detailed and interactive results are available with Check by NetGroup.
- 2.A pair of extended nets are reported as one signal.

Coplanar Traces

- Detect and model the coplanar traces

Cross-probing Highlight Color

< Back   Next >   Cancel

# ERC Results



## Results and Report

### Net Based Tables/Plots

- Impedance Summary Table
- Impedance Detailed Table
- Coupling Summary Table
- Coupling Detailed Table
- Upper/Lower Layer Reference Table
- Coplanar Reference Table
- Board Routing Information Table
- Impedance Layout Overlay
- Coupling Layout Overlay

### Impedance between 2 Components

- Impedance Plot (collapsed)
- Impedance Plot (expanded)
- Impedance Table
- Impedance Layout Overlay

### Coupling between 2 Components

- Coupling Plot (collapsed)
- Coupling Plot (expanded)
- Coupling Table
- Coupling Layout Overlay

### Reference between 2 Components

- Reference Plot (expanded)

### Violations

- Impedance Violation Table
- Coupling Violation Table

### Result File and Report

- Save Results
- Load Results
- Generate HTML Report
- Save HTML Report



#### Name

- ERC\_DDR3\_LRDIMM\_BoardRoutingInfo\_091515\_192115.csv
- ERC\_DDR3\_LRDIMM\_CplDetailed\_091515\_192115.csv
- ERC\_DDR3\_LRDIMM\_CplSum\_091515\_192115.csv
- ERC\_DDR3\_LRDIMM\_ImpDetailed\_091515\_192115.csv
- ERC\_DDR3\_LRDIMM\_ImpSum\_091515\_192115.csv
- ERC\_DDR3\_LRDIMM\_UpperLowerRefSum\_091515\_192115.csv
- TraceCKResult\_ERC\_DDR3\_LRDIMM\_091515\_192115\_result.xml
- TraceCKResult\_ERC\_DDR3\_LRDIMM\_091515\_192115\_resultBin.bin

# U13 vs. U14

# Impedance comparison


- MDQ26
- MDQ27
- MDQ28
- MDQ29
- MDQ30
- MDQ31
- MDQ33
- MDQ33\*







U13 vs. U14

# Impedance comparison – layout overlay



# Coupling coefficient comparison



# U13 vs. U14



## Trace reference

Reference U100→U14  
More discontinuity

Reference U100→U13  
Less discontinuity

Trace Reference Plot (expanded)

Trace Reference Plot (expanded)



### Note:

- The effect of impedance changes caused by trace reference changes are included in level-2 SRC simulation
- Since level-2 simulation assumes ideal pwr/gnd, the return path discontinuities effects are not included



# Topic 3

1. The gap between DRC and SI simulations is filled by Sigrity ERC/SRC
2. Demo
3. More ERC/SRC application examples
4. Conclusion

# ERC/SRC example 1

ERC → SRC  
→ SI simulation

- To screen board and to identify worst case for further analysis
- To investigate SI impact of design rule violations and trade-offs

ERC ← SRC

- To find out how to fix SI problems shown in SRC simulation


ERC screening & sign-off  
SRC screening & sign-off

- To compare against ERC/SRC results with
  - Known-good design
  - Reference design
  - Part of the design that has been fully analyzed

# ERC/SRC example 1

## DDR

- Memory subsystem for a typical low-end server board
  - 1 controller, 4 DRAMs 2 DDR channels
  - 6 net groups for all DDR nets (178 SE nets; 20 diff pairs)





SI metrics check setup -> Net groups

Net group names	Tx component	Net name	Rx component(active)
<input checked="" type="checkbox"/> NG1_U_1_D1			
<input checked="" type="checkbox"/> NG1_U_1_D1_D2			
<input checked="" type="checkbox"/> NG1_U_1_D2			
<input checked="" type="checkbox"/> NG1_U_1_D3_D4			
<input checked="" type="checkbox"/> NG1_U_1_D3			
<input checked="" type="checkbox"/> NG1_U_1_D4			
<input checked="" type="checkbox"/>	UC1	DDR_B_CAB0	D4
<input checked="" type="checkbox"/>	UC1	DDR_B_CAB1	D4
<input checked="" type="checkbox"/>	UC1	DDR_B_CAB2	D4
<input checked="" type="checkbox"/>	UC1	DDR_B_CAB3	D4
<input checked="" type="checkbox"/>	UC1	DDR_B_CAB4	D4
<input checked="" type="checkbox"/>	UC1	DDR_B_CAB5	D4
<input checked="" type="checkbox"/>	UC1	DDR_B_CAB6	D4
<input checked="" type="checkbox"/>	UC1	DDR_B_CAB7	D4
<input checked="" type="checkbox"/>	UC1	DDR_B_CAB8	D4
<input checked="" type="checkbox"/>	UC1	DDR_B_CAB9	D4



# SRC setup and waveform results


- SRC setup
  - Pulse width for 1.6GT data with 100ps rise ti
  - 40Ω termination
- Results
  - Tx waveforms
  - Rx waveforms (simulated delays)
  - FEXT waveforms (max, min, pk-2-pk)
  - NEXT waveforms (max, min, pk-2-pk)




# SRC – FEXT results

FEXT Vmax (mv) - [net group UC1\_UD1]

Smaller FEXT for DDR\_A Byte0 signals




FEXT Vmax (mv) - [net group UC1-UD2]




FEXT Vmax (mv) - [net group UC1-UD3]

Larger FEXT for DDR\_B Byte0 signals




FEXT Vmax (mv)[net group UC1-UD4]




## ERC/SRC example 1

# SRC – the problem Byte


- One of the problems identified is Byte0 for channel B has large xtalk
- PCB routing
  - Data\_A Byte0
    - **Smaller** FEXTs
  - Data\_B Byte0
    - **Larger** FEXTs



# ERC – DataA Byte0 impedance



Impedance Plot (expanded)










# ERC/SRC example 1

## ERC – DataA Byte0 coupling



# ERC – DataB Byte0 coupling





## ERC/SRC example 1

# ERC – # of vias

- DataA Byte0: 2 vias
- DataB Byte0: 4 vias

Net name	No. of vias
DDR_A_D0	2
DDR_A_D1	2
DDR_A_D2	2
DDR_A_D3	2
DDR_A_D4	2
DDR_A_D5	2
DDR_A_D6	2
DDR_A_D7	2

Net name	No. of vias
DDR_B_D0	4
DDR_B_D1	4
DDR_B_D2	4
DDR_B_D3	4
DDR_B_D4	4
DDR_B_D5	4
DDR_B_D6	4
DDR_B_D7	4

## ERC/SRC example 1

# ERC – # of reference discontinuities

- Comparable

Net count	Net name	△	No. of reference discontinuities	No. of no ref segments
29	<b>DDR_A_D0</b>		11	<b>0</b>
30	<b>DDR_A_D1</b>		8	<b>0</b>
31	<b>DDR_A_D2</b>		11	<b>0</b>
32	<b>DDR_A_D3</b>		9	<b>0</b>
33	<b>DDR_A_D4</b>		7	<b>0</b>
34	<b>DDR_A_D5</b>		13	<b>0</b>
35	<b>DDR_A_D6</b>		14	<b>0</b>
36	<b>DDR_A_D7</b>		7	<b>0</b>

Net count	Net name	△	No. of reference discontinuities	No. of no ref segments
138	<b>DDR_B_D0</b>		6	<b>0</b>
139	<b>DDR_B_D1</b>		9	<b>0</b>
140	<b>DDR_B_D2</b>		7	<b>0</b>
141	<b>DDR_B_D3</b>		6	<b>0</b>
142	<b>DDR_B_D4</b>		10	<b>0</b>
143	<b>DDR_B_D5</b>		11	<b>0</b>
144	<b>DDR_B_D6</b>		5	<b>0</b>
145	<b>DDR_B_D7</b>		10	<b>0</b>
146	<b>DDR_B_D8</b>		9	<b>0</b>

## How to fix

To reduce the xtalk level of channel B Byte 0, user can consider one, or combination, of the following improvements

1. Via – reduce via number
2. Impedance – reduce the impedance discontinuities in pin field routing length
3. Coupling – reduce the coupling in pin field routing

# ERC/SRC example 2

ERC → SRC  
→ SI simulation

- To screen board and to identify worst case for further analysis
- To investigate SI impact of design rule violations and trade-offs


ERC ← SRC

- To find out how to fix SI problems shown in SRC simulation


ERC screening & sign-off  
SRC screening & sign-off

- To compare against ERC/SRC results with
  - Known-good design
  - Reference design
  - Part of the design that has been fully analyzed


# ERC coupling results



# SRC NEXT/FEXT waveforms





# Level-3 SI simulation using IBIS models





# Application example 3

## DQ3 vs. DQ4



Net name	NEXT Vmax (mv)	FEXT Vmax (mv)
P0_M0C_A_DQ03	0	0
P0_M0C_A_DQ04	26	26







# ERC/SRC example 3

## FEXT results


FEXT Vmax (mv) - DIMM A




FEXT Vmax (mv) - DIMM B



FEXT Vmax (mv) - DIMM C



FEXT Vmax (mv) - DIMM D



# Topic 4

1. The gap between DRC and SI simulations is filled by Sigrity ERC/SRC
2. Demo
3. More ERC/SRC application examples
4. Conclusion

# SRC net-level view → ERC's segment-level view

## Sigrity SRC

- Layout SI macro view at net level
- All inclusive end results
- Shows what happened and its effect on performance



## Sigrity ERC

- Layout SI micro level view at segment level
- Individual segmented results
- Shows why low performance happened and how to fix it

**cā d e n c e<sup>®</sup>**