Design and Analysis Challenges of Multi-Gigabit Transmission on Low Cost PCBs

Skipper Liang

Principle Application Engineer, ASI/SPB Taiwan September, 2014

cādence®

3D Modeling Why 3D FEM – Finite Element Method Inherent Defect of FEM Cadence' s "<u>Cut and Stitch</u>" Parallel Processing

Massive Bit Transmission BER – Bit Error Rate Channel Response Equalizer Serial Link Analysis

Conclusions

Agenda





- High Speed Signal: PCIe, USB, SATA/SAS, HDMI, XFI, SFP
- Long Transmission Line, for example:



Fig 4 TCON Circuit Integrated into Interface Board The timing controller IC is mounted on the interface board, connected to the source driver IC. An empty screw hole was found where the TCON circuit board would normally be mounted. Textual explanations are guesses by *Nikkei Electronics*.

• Cost Concern: 2-layer pcb design



- High Speed Signal: PCIe, USB, SATA/SAS, HDMI, XFI, SFP
 - A tool can help to simulate the behavior of a system over trillion bits transmission in a short time.
- Long Transmission Line
- A tool can help to model a big scale structure in a short time with high accuracy





Cost Concern: 2-layer pcb design



A <u>3D</u> tool can help to model in a short time with high accuracy



A tool can help to simulate the behavior of a system over trillion bits transmission in a short time.

System SI, SLA (Serial Link Analysis)

All and a second sec

A tool can help to model a big scale structure in a short time with high accuracy







System-level sim environment with channel simulation (AMI models)
Full-wave 3D S-param layout extraction
Via Wizard

PowerSI – 3D FEM

(SIGR311) • Much faster (often 10x vs HFSS) with comparable accuracy

 Highly accurate low frequency solution (ex. lower than few MHz)

 Easy to use with geometry modeling and automated port setup





Differential pair in 6 layer package Results showing correlation with HFSS

SystemSI – SLA

(SIGR506) SystemSI Serial

Link Analysis is an award-winning chipto-chip analysis solution focuses on high-speed SerDes designs such as PCIe, HDMI, SFP+, Xaui, Infiniband, SAS, SATA, USB, and more.





3D Modeling Why 3D FEM – Finite Element Method Inherent Defect of FEM Cadence' s "<u>Cut and Stitch</u>" Parallel Processing

Massive Bit Transmission BER – Bit Error Rate Channel Response Equalizer Serial Link Analysis

Conclusions

Agenda





cādence[®]

Why 3D? In 2.5D simulation tool



^{8 © 2013} Cadence Design Systems, Inc. All rights reserved.

Why 3D? In 3D simulation tool

$$\nabla \times \vec{E} = \begin{vmatrix} \vec{x} & \vec{y} & \vec{z} \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ \frac{\partial}{E_x} & \frac{\partial}{E_y} & \frac{\partial}{E_z} \end{vmatrix} = -\mu \frac{\partial \vec{H}}{\partial t} \qquad \nabla \times \vec{H} = \begin{vmatrix} \vec{x} & \vec{y} & \vec{z} \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ \frac{\partial}{\partial x} & \frac{\partial}{\partial y} & \frac{\partial}{\partial z} \\ \frac{\partial}{H_x} & \frac{\partial}{H_y} & \frac{\partial}{H_z} \end{vmatrix} = \sigma \vec{E} - \varepsilon \frac{\partial \vec{E}}{\partial t}$$

Every items will be involved in calculation.

Case 1. -> Can be solved by 3D tool



Case 2. -> Can be solved by 3D tool (because the E-field be divided into z-axis and y-axis)



9 © 2013 Cadence Design Systems, Inc. All rights reserved.

Why 3D? Other 2.5D tool's limit



10 © 2013 Cadence Design Systems, Inc. All rights reserved.

cādence[®]

FEM – Finite Element Method

 Finite Element Method (FEM) is a numerical procedure to convert partial differential equations into a set of linear algebraic equations to obtain approximate solutions to boundary-value problems.



Using Galerkin's method to get a weak form:

$$[A]{E} = {b}$$

Where {b} is the port excitation

FEM – Finite Element Method

 The basic idea of the finite element method is to divide the solution domain into small sub-domains, which are called finite elements, and then use simple functions, such as linear and quadratic functions, to approximate the unknown solution over each element.



12 © 2013 Cadence Design Systems, Inc. All rights reserved.

Inherent Defect of FEM

DC Point –

Full-wave (solving Maxwell/Helmholtz equation) FEM equations are singular at DC, that is:

 $[A]{E} = {b}$ can't be solved at frequency=0

Extra-interpolating is a commonly-adopted method by most tools.



Cadence 3DEM uses another FEM solver (not Maxwell/Holmholtx equations) at DC point (that is, PowerDC)

Low Frequency Range –

Full-wave (solving Maxwell/Helmholtz equation) FEM equations are ill-conditioned at low frequency range.

Longer simulation time and risk of non-reasonable result
Cadence 3DEM uses another FEM solver (especially for low frequency conditioning algorithm) at low frequency range.

Inherent Defect of FEM

Big Case -

$$[A]{E} = {b}$$

If there're n-2 elements (E_2 , E_3 , ..., E_{n-1}) to be solved, where E_1 and E_n are known boundary elements, the matrix operation could be expanded as the following:

$$n-2 - \left\{ \begin{bmatrix} A_{22} & A_{23} & \dots & A_{2n-1} \\ A_{32} & A_{33} & \dots & A_{3n-1} \\ \vdots & \vdots & & \vdots \\ A_{n-12} & A_{n-13} & \dots & A_{n-1n-1} \end{bmatrix} \cdot \begin{bmatrix} E_2 \\ E_3 \\ \vdots \\ E_{n-1} \end{bmatrix} = \begin{bmatrix} b_2 \\ b_3 \\ \vdots \\ b_{n-1} \end{bmatrix} - \begin{bmatrix} A_{21}E_1 + A_{2n}E_n \\ A_{31}E_1 + A_{3n}E_n \\ \vdots \\ A_{n-11}E_1 + A_{n-1n}E_n \end{bmatrix} \right\}$$

If there're $2^{*}(n-2)$ elements to be solved, how big is the scale of this matrix operation? How many <u>times</u> the scale of the original matrix operation?

Inherent Defect of FEM

Big Case -



More elements
More simulation time, more hardware resource
Less elements
Less simulation time, less hardware resource

cādence[®]

Besides the over-whelming advantages in DC and Low-Frequency range, which we just mentioned:

Now Cadence has a revolutionary method to speed up the simulation over big case , which is called -

Inherent Defect of FEM

DC Point -

Full-wave (solving Maxwell/Helmholtz equation) FEM equations are singular at DC, that is:

 $[A]{E} = {b}$ can't be solved at frequency=0

Extra-interpolating is a commonly-adopted method by most tools.

> Risky!!

Cadence 3DEM uses another FEM solver (not Maxwell<u>Holmholtx</u> equations) at DC point (that is, <u>PowerDC</u>)

Low Frequency Range –

Full-wave (solving Maxwell/Helmholtz equation) FEM equations are ill-conditioned at low frequency range.

- Longer simulation time and risk of non-reasonable result

Cadence 3DEM uses another FEM solver (especially for low frequency conditioning algorithm) at low frequency range.

cādence

Cut and Stitch

The whole idea is:



cādence®







cādence[®]

💐 WC0 TDP3 XLAUI3 meg6 163 20140618 SKPR.log - KWrite _ a × File Edit View Bookmarks Tools Settings Help 🖓 📂 🔚 🖓 🍐 🐼 🥱 Sy 🖻 👘 🔃 🍳 🍳 Solve final model. 6.076286 seconds Current available physical memory: 204836 MB Reduced model port 3 of 4 done, order = 25, time = 629.922385 seconds Current available physical memory: 204836 MB . QR 25 vectors 83.187854 seconds Current available physical memory: 204834 MB Generate model. 526.815477 seconds Current available physical memory: 204833 MB Warning: Too low frequency point OHz ignored to avoid solver failure Solve model. 0.164492 seconds Current available physical memory: 204833 MB Generate reduced model 25 done 619.705853 seconds Current available physical memory: 204833 MB Generate model. 0.000131 seconds Current available physical memory: 204833 MB Warning: Too low frequency point OHz ignored to avoid solver failure Solve model. 0.114967 seconds Current available physical memory: 204833 MB Generate reduced model 20 done 0.115384 seconds Current available physical memory: 204833 MB Reduced model of port #4 reached convergence tolerance. Error = 3.879e-07. 0.000021 seconds Current available physical memory: 204833 MB Warning: Too low frequency point OHz ignored to avoid solver failure Solve final model. 9.667011 seconds Current available physical memory: 204833 MB Reduced model port 4 of 4 done, order = 25, time = 629.505339 seconds Current available physical memory: 204833 MB Converged segment #28: frequency range 2.99400e+10 to 3.00000e+10Hz, 12134.173228 seconds Current available physical memory: 213306 MB Total 3051 of 3051 frequency points were converged. -----Tue Jul 1 23:24:59 2014 Elapsed time for engine process (final run): 333767 seconds Available hard disk space: 231036MB Peak memory usage: 127276MB Command line: /Cadence/installs/ASI166/ASI/Update3/SpeedXP/bin/l3d engine.exe -PS3DEMENG "/usr2/skipper/Case DNI 3DEM 20140623/WC0 TDP3 XLAUI3 meg6 163 20140618/" "WC0 TDP3 XLAUI3 meg6 163 20140618 SKPR" . Command line:, /Cadence/installs/ASI166/ASI/Update3/SpeedXP/bin/d3d engine.exe -PS3DEMENG "/usr2/skipper/Case DNI 3DEM 20140623/WC0 TDP3 XLAUI3 meg6 163 20140618/" "WC0 TDP3 XLAUI3 meg6 163 20140618 SKPR" . Total elapsed time for the simulation process: 106 hours 5 minutes 5.94e+01 seconds X VNC config <mark>Z</mark> Allegro Sigrity Suite Man 📁 20140717 - Konqueror — 芦 vpp8_0725_test - Konque 🖏 WCO_TDP3_XLAUI3_m 15:58

Original: 106hr, 5mins, 59.4seconds

📁 OPI_4_RTK_20140613_c 🛯 🖗 ftp://ftp.cadence.com/ - 🛛 🔁 WC0_TDP3_XLAUI3_meg 🧇 PowerSI 3D-EM - [S Amp

cādence[®]

Monday

2014-09-15

🖻 Shell - Konsole



Cut: 6hr, 48mins, 9.32seconds

What happened to the cutting edge?



© 2013 Cadence Design Systems, Inc. All rights reserved. 22

What happened to the cutting edge?



cādence[®]

At the end, 3DEM will cascade the S-parameters to get the over-all behavior of the test case:

cusculing i	ile Specification						×
Choose To	ppology: Topology(I)	Port 1 Port 2 Port N	File1: S parameter of 2N Port Port 1 Port 2 Port N	Port N+1 Port N+2 2N port File3: \$ of 28	Port 1 Port 2 Port N N+	File2: S parame of 2N Port 1 port - 2 port 2N port	N+1 port ter N+2 port
Index	File Specification	File Name		2	File Path		
Index	File Specification File to be cascaded from left side	File Name			File Path		
Index 1 2	File Specification File to be cascaded from left side File to be cascaded from right s	File Name		6,	File Path		
Index 1 2 3	File Specification File to be cascaded from left side File to be cascaded from right s Output file that contains casca	File Name	1	6	File Path		
Index 1 2 3	File Specification File to be cascaded from left side File to be cascaded from right s Output file that contains casca	File Name		6	File Path		
Index 1 2 3	File Specification File to be cascaded from left side File to be cascaded from right s Output file that contains casca	File Name		6,	File Path	2	
Index 1 2 3	File Specification File to be cascaded from left side File to be cascaded from right s Output file that contains casca	File Name		8	File Path	20	
Index 1 2 3	File Specification File to be cascaded from left side File to be cascaded from right s Output file that contains casca	File Name		8	File Path	? _C	
Index 1 2 3	File Specification File to be cascaded from left side File to be cascaded from right s Output file that contains casca	File Name		8	File Path	? _C	0
Index 1 2 3	File Specification File to be cascaded from left side File to be cascaded from right s Output file that contains casca	File Name		8	File Path	7 _C	0
Index 1 2 3	File Specification File to be cascaded from left side File to be cascaded from right s Output file that contains casca	File Name			File Path	20	0

(This dialog window is for demonstration. During 3DEM cut-and –stitch simulation flow, you don't need to do this. 3DEM will do this automatically)



These lump-ports' effect will cause the tiny difference between the cut-and stitch and the overall results.

Cut in two different ways:



Case 1: 13 sections, 12 cuts



Case 2: 5 sections, 4 cuts

















Case 1: 13 sections, 12 cuts





6hr, 48mins, 9.32seconds

Case 2: 5 sections, 4 cuts





Parallel Processing



32 © 2013 Cadence Design Systems, Inc. All rights reserved.

Parallel Processing



33 © 2013 Cadence Design Systems, Inc. All rights reserved.

Agenda

Problem/Challenge Today

3D Modeling

Why 3D
FEM – Finite Element Method
Inherent Defect of FEM
Cadence' s "<u>Cut and Stitch</u>"
Parallel Processing

Massive Bit Transmission BER – Bit Error Rate Channel Response Equalizer Serial Link Analysis

Conclusions





cādence[°]

BER-Bit Error Rate

- Bit Error Rate (BER) refers to the rate between error bits and total transferred bits. For example, to achieve BER less than 10⁻¹², you will try hard to make sure your system will meet one error bit (eye mask violation) after more than 10¹² bits transferred.
- The most popular indicator for BER is "Bathtub Curve" and "Noise Bathtub Curve".

BER-Bit Error Rate



Channel Response

Using "Circuit Simulator":



Channel Response



Channel Response



cādence®



An Ideal equalizer will compensate the distortion effect of the channel in the following way:

$$EQ1(f) \cdot EQ2(f) = H^{-1}(f)$$

Then:

$$EQ1(f) \cdot EQ2(f) = H^{-1}(f)$$

$$Y(f) = X(f) \cdot EQ1(f) \cdot H(f) \cdot EQ2(f)$$

$$= X(f) \cdot H(f) \cdot H^{-1}(f) = X(f)$$

$$(4) * h^{-1}(f) = S(f)$$

And

$$h(t) * h^{-1}(t) = \underline{\delta(t)} \longleftrightarrow H(f) \cdot H^{-1}(f) = 1$$

Impulse

© 2013 Cadence Design Systems, Inc. All rights reserved. 40



cādence[®]



- 1. Select fo; fo is the maximum frequency range where the spectrum of the signal take effect.
- **2.** f₀ will decide the size of Δt on time axis, A.K.A "Tap".
- 3. Select how many post-taps you want to implement into your Equalizer.

2 taps? 5 taps? The More Taps, The Better!!

cādence[®]

 $H_{1}^{-1}(f)$ h'(t) h'(t

4. Select how many pre-taps you want to implement into your Equalizer.

0 taps? 1 taps?

The More Taps, The Better!!



cādence

44 © 2013 Cadence Design Systems, Inc. All rights reserved.

 $h_{Equalizer}(t) = x_{-1}\delta(t + \Delta t) + x_0\delta(t) + x_1\delta(t - \Delta t) + x_2\delta(t - 2\Delta t) + x_3\delta(t - 3\Delta t) + x_4\delta(t - 4\Delta t)$





Mostly, a digital equalizer's behavior will be described by AMI model:















cādence[®]





© 2013 Cadence Design Systems, Inc. All rights reserved. 51

Agenda

Problem/Challenge Today

3D Modeling Why 3D FEM – Finite Element Method Inherent Defect of FEM Cadence' s "<u>Cut and Stitch</u>"

Massive Bit Transmission BER – Bit Error Rate Channel Response Equalizer Serial Link Analysis

Conclusions





cādence[®]

Conclusions

 The demand to reduce cost while increasing performance is creating significant design challenges

- Modeling multi-gigabit data channels requires accurate 3D extraction techniques
- Utilizing cut and stitch along with parallel computing in an integrated design and analysis environment allows designers to tune multi-gigabit channels
- Connecting IBIS-AMI models to cascaded s-parameter models using high capacity simulation techniques can verify your interface is compliant with Serial Link standards
- Allegro Sigrity SI Base + System Serial Link SI Option accelerates your time to final product creation

cadence oncontrological