

System Level SI Testbench and DDR4 Design

Thunder Lay thunder@cadence.com

Agenda

Introduction

DDR4 Analysis Challenges

Allegro Sigrity Solution

Summary





Introduction



DDR Evolution

Gra		
Features/Options	DDR4	(V) (Mbps
Voltage (VDD/VDDQ/VPP)	1.2V/1.2V/2.5V	
Vref Inputs	Internal	
VREFDQ Calibration	Supported/Required	1.5
Data Rate - Mb/s	1600~3200	1 - 150 - 100
DQ IO	POD12	0.5 - 500
CMD/ADDR IO	СТТ	0 DDR DDR2 DDR3 DDR4 DDR4
Bank Group	4	 Voltage (V) - Speed (Mhz) Timing budget = 93ps @ 2133 Mbps
Data Bus Write CRC	Supported	
Data Bus Inversion (DBI)	Supported	• 5% ripple tolerance down to 60 mV • SSN effects impact timing and noise budg
4 © 2012 Cadence Design Svs	tems. Inc. All rights reserved.	cadence°

I/O Interface – Pseudo Open Drain

- DDR2, DDR3 consume power at state 1 and 0.
- DDR4 consumes power at state 0.



http://www.micron.com/-/media/documents/products/technical%20note/dram/tn_4003_ddr4_network_design_guide.pdf

Data Bus Inversion (DBI)

- Drives fewer bits LOW
- Enables fewer bits switching
- Minimizes SSO effect.



Read	Write
If more than four bits of a byte lane are LOW: – Invert output data – Drive DBI_n pin LOW	If DBI_n input is LOW, write data is inverted – Invert data internally before storage
If four or less bits of a byte lane are LOW: – Do not invert output data – Drive DBI_n pin HIGH	If DBI_n input is HIGH, write data is not inverted

http://www.micron.com/-/media/documents/products/technical%20note/dram/tn_4003_ddr4_network_design_guide.pdf © 2012 Cadence Design Systems, Inc. All rights reserved.





DDR4 Analysis Challenges

cādence°

Source Synchronous Bus



- Data & clock is instead of data & strobe in source synchronous system.
- Launched time for data and strobe at drivers are controlled by bus clock. Strobe launched lately by a delay unit.

cadence

DDR4 DQ Rx Compliance Mask

- DQ mask is instead of Step/Hold time.
- DDR4-2133
 - VdIVW_total/dv = 136 mv
 - TdIVW_total/dj = 0.2 UI
- Vcent_DQ(pin avg) is measuremed on-the-fly
- Input Slew Rate over VdIVW_total

 SRIN_dIVW = 9 V/ns



BER is Matter in DDR4

- DDR technology offers data rates of 3.2Gb/s or higher.
- Noise and jitter affect the signal integrity and its overall reliability.
- DDR4 spec defines the data-valid window in terms of a BER of 1E-16

LONG LONG ... TIME TO RUN MILLION BITS IN TD SIMULATION



5Gbps 500,000bits PRBS7 8b10b



Allegro Sigrity Solutions - Power Aware DDR4 Analysis

cādence°

Front to Back DDR **Design and Analysis**

Allegro / OrCAD with Sigrity **Comprehensive Front-to-Back Solution**



- First order (ideal power/ground) analysis
- - Detailed sign-off analysis including 3D Full-Wave modeling

cadence



Signal Integrity with Power Aware





- Transmission line only analysis can't reveal the real signaling among ICs in current high speed parallel bus design.
- High-speed parallel bus with power-aware analysis can help to identify design defects and find out the root cause behind the problem.

IO-SSN Simulation Flow



Validating the SSO simulation results



SystemSI Testbench - Quick Explore

- Multi-Topologies what-if analysis
- Varied built-in templates for Discrete, Terminator, Tline models.
- Supports AC, Trasient simulation







cādence

SystemSI Testbench – Constraint Driven Flow

- Supports Constraint Driven flow by transform the topology to SigXP.
- Constraints can be embedded to drive physical layout.

Set Topology Constrain	nts	181	STATE	
Max Parallel Switch-Settle	Wiring Us Prop Delay	ser-Defined Impedance	Signal Inte Rel Prop De	egrity Usage elay Diff Pair
Existing Rules				
From	То	Rule-Type	Min-Delay	Max-Delay
CONTROLLER.87	MEMORY1.E3	LENGTH	5000.00 MII	. 7000.00 MIL
Pins/Tees Name ALL DRVRS/RCVF CONTROLLER.87	Usage RS IO	Rule Editi From: To:	ng	
DRIVER/RECEIVE LONGEST/SHORTE MEMORY1.E3	CR IST IO	Rule Type: Min Length	Length	 Add Modify Delete





SystemSI - Parallel Bus Analysis



cadence

- Task orientation workflow
- Block based system level environment
- Sweep simulation to cover as many corners as you need.
- JEDEC based measurement Report

Model Connection Protocol Editor

- MCP Header and Connection Editors enhance ease-of-use
- Given Pin-Node-Net mapping definitions
- Supports M to N nodes mapping.



cādence[®]

Sweep Capabilities

- Sweep mode
 - Circuit Simulation
 - Frequency Response
- Sweep type
 - Bus Parameters
 - Controller Parameters
 - Memory Parameters
 - Spice Models

Settings Results								
Sweep Mode:	Circuit Simulation							
Sweep Type:	Spice Models 🔹							
Model File O.Inc Parameter								
Block	Model file							
PCB	D:\SystemSI\PBA_DDR3\pba_041							
VRM	D:\SystemSI\PBA_DDR3\pba_041							

Settings Results						
Sweep Mode:	Circuit Simulation		-			
Sweep Type:	Bus Parameters		-			
Property		Value				
Ideal Power		Off				
Data Rate (Gbps)		2.133				
# of Bits		64				

ſ	Settings Re	sults						
	Sweep Mode: Circuit Simulation							
	Sweep Type: Memory Parameters							
	Memory: Memory1							
	Group: DQ_GL							
	Property		Value					
	Stimulus Pattern		10101010					
	Stimulus Offse	et	0					



Analysis Options

mulation Controller							
Analysis Options						_ 🗆 ×	
Simulator Use Channel Simulator for Data Bus Write Circuit Simulator HSPICE D:\Tools\synopsys\H	Simulation Configuration Data Bus Write Ignore Time: 200 ns # of Bits: 100000 Bit Campling Pate: 32 RED Electric 1e-16	Stimulus Definition & Model S Data Rate: 2.4 Gbps Controller Memory	election Clock Period: T = 0.83	3333 ns Bit Period: UI	= 0.416667 ns WLO/ClkMeasDelay V	lemory Blocks Share IO Models	
	# of Bits for Direlaw 129	Bus Group/Signal	Stimulus Pattern	Stimulus Offset (ns)	Transmit IO Model	Status	
Characterization	# of bits for Display: 128	⊡ D 1	1000110101110001	Default			
Duration 30 r Vmeas	Eye Distribution	DQ0	1000110101110001	0.5T	DQ_34_2400x	Signal	
	Method	DQ1	1000110101110001	0.5T	DQ_34_2400x	Signal	
	Time Domain Waveforn O Statistica	DQ2	1000110101110001	0.5T	DQ_34_2400x	Signal	
Circuit Simulator Options Char	BER_Eyes BER_Eye generation	DQ3	1000110101110001	0.5T	DQ_34_2400x	Signal	
* Add global .option and .include commands		DQ4	1000110101110001	0.5T	DQ_34_2400x	Signal	
* They'll be used for time domain characteri		DQ5	1000110101110001	0.5T	DQ_34_2400x	Signal	
.option deimax=5p		DQ6	1000110101110001	0.5T	DQ_34_2400x	Signal	
	Time scale (eye width)	DQ7	1000110101110001	0.5T	DQ_34_2400x	Signal	
	Voltage scale (eye height)	DQS_t	10	0.75T	DQS_34_2400x	Timing Ref	
Channel Simulator Windows 64 Bit	Both time and voltage	DQS_c	01	0.75T	DQS_34_2400x	Timing Ref	
	IBERs: -12						
O Automatic Custom		IO Model Filter:					
Restore Defaults	,		1		ОК	Cancel Apply	

- Can simulate with SPDSIM or HSPICE
- Specify which Bus, Corner, and directionality (Read/Write)
- Specify which memory components to be active
- Define stimulus pattern to use for signals, random, or PRBS
- Specify Transmit, Receive, Standby IO models for bus
- Channel simulation engine is integrated

22 © 2012 Cadence Design Systems, Inc. All rights reserved.

cādence[®]



DDR4 Report Generator – JEDEC SPEC Aware

- DDR4 threshold
- Measure VREF on-the-fly
- DQ mask specification parameters

AC and DC Logic Input Levels									
	Threshold: DDR4(AC100/DC75)							old (mV): 75	
	Single	-Ended Signals (V)	Differential Si	Signals (V)					
Case # Corner VIH(ac) mi		VIH(ac) min	VIL(ac) max	VIH(dc) min	VIL(dc) max	VREF(dc)	VDDQ		
	1	Тур	on-the-fly	on-the-fly	on-the-fly	on-the-fly	on-the-fly	1.2	
ſ	Measurer	ment Options			132/12/17				
	Wave	eform Quality	ye Quality	Timing	🗹 DQ Mas	* 🗹 (Delay		
	Spec		1	Value	Unit	Usage			
ľ		Q Mask							
		Vref							
	Vref_max Vref_min			0.77 VDDQ Vcent_DQ 0.45 VDDQ Vcent_DQ					
						Vcent_DQ			
		Vref_step	(0.0080 VDDQ 0.0015 VDDQ		Ycent_DQ Ycent_DQ			
		Vref_set_tol							
		Mask							
		WVIDV		136	mV	DQ Mask			
		TdIVW		0.2 UI		DQ Mask			
		Max tDQS2DQ		0.17 UI		tDQS2DQ			
	Max_tDQ2DQ			0.1 UI		DQ2DQ			
	Min VIHL_AC			186 mV					
	Min Tarvv		Mack	0.58 UI		Min ClowDate Mack			
	Mar SlewRate_Mark		Mask (Q Was Max SlowDate Mach		ate Mask			
		Min SlewRate	AC Swing	0.2	V/ns	Min SlewRa	ate AC Swi	na	
		Max SlewRate	AC Swing	9 V/ns Max SlewRate AC Swin		ina			



DQ Rx Mask Support in SystemSI for DDR4





VdIVW

Total

JEDEC Type Measurement Report

- Raw waveforms are automatically post-processed to take measurements
- Tabulated reports for:
 - Overshoot
 - Eye quality
 - Setup & hold
 - DQ Mask (DDR4)
 - Delays & skews



Criteria plots, waveforms, eye diagrams all linked to reports



Summary





Power Aware Memory Interface Design and Analysis

Key features of Allegro Sigrity Power-Aware SI Option

• Allegro Sigrity Power-Aware SI addresses the challenges associated with **source synchronous bus design**

- Industry-leading interconnect extraction and power-aware IBIS modeling technology includes the non-ideal power and ground effects
- **Concurrent simulation** of signal, power, and ground accurately determine Setup and Hold margins
- Comprehensive, automated JEDEC-based measurements and post-processing

• Easy-to-use environment featuring popular memory interface compliance kits is highly integrated with layout allowing engineers to efficiently close on memory interface timing



Summary

DDR4 brings new challenges to signal and power integrity domains

- Data rate jumps 50%
- Power supply drops 20%
- Allegro Sigrity integration simplify analysis flow.
- Design check before TD simulation
- Power aware SSO analysis result close to real situation.
- New analysis techniques are required to evaluate Rx Mask for Data per JEDEC specifications.
- SERDES analysis technique is employed for BER calculation.
- JEDEC type compliance sign-off report for DDR4.

cadence oncontrological