

Designing Power Electronics

Mark Wu / Graser 31/Oct/2014



© 2014 Graser Technology Co., Ltd.. All rights reserved. The Graser logo are trademarks of Graser Technology Co., Ltd..



Power Electronic Designing Vision



Miniaturization



2010s

2000s







Nano Technology

1990s

1980s

1970s

1960s







SILICON CAPACITY




Technology



Miniaturization

CONFERENCE Graser 34 Oct 3

Complexity







Michelin Active Wheel combines an electric motor, suspension and brake within the hub of a wheel

- Systems Modeling
- ECU Logic Authoring
- Power Electronics
- Multi-Domain Mixed Signal Control Systems
- Sensors
- Network Enabled
- Embedded Software











Medical Electronics

CONFERENCE Graser 334 ot 3

Complexity

Trending in Portable Imaging Monitoring




Growth Factors: Elderly Population & Emerging Markets



Power Electronics



A Common Denominator



Source :UK Power Electronics report and Electronic Design



Design Challenges



- 1. Green Power Design
- 2. Energy storage issue
- 3. Energy conversion efficiency
- 4. Power Management
- 5. Analog Device Interface



PSpice Enhancement



- Power Electronic Designing Vision
- Performance Upgrade
- Model Support Enhancement
- Features Enhancement
- IBIS model support to V5.0






Performance Improvements

CONFERENCE Graser and Ct

Speed Upgrades

- 5 levels of speed upgrades
 - Default speed level is 3
 - Speed level 0 should be set for compatibility with previous releases
- Removed multi-core usage limit and default multi-thread usage
 - Previous releases used 50% of the available threads up to 4 cores
- Speed level allows faster switching of devices and shows substantial improvement
 - In test cases with switches, more than a 5x performance improvement has been measured at level 3








Performance Improvements

CONFERENCE Graser Mallet

Convergence Improvements

- Previous release required a high ITL4 values when using Switches circuits to achieve convergence
 - At low ITL4 values, convergence errors were observed
 - At high ITL4 values, performance and mathematic errors were frequently observed
- With QIR7 improvements, it is recommended to use lower values of ITL4 to achieve convergence and performance
 - Note: using SPEED_LEVEL=0 will require high ITL4 values to converge








Performance Improvements



New Convergence Options








Features Enhancement alic Perence Only



New Model Search









PSpice Search – Advanced Analysis Parts

CONFERENCE DA Ct land

- Advanced Analysis Parts are now available through PSpice Searcher
 - Use search string 'A/A Enabled' to find all A/A parts
- Searcher symbol viewer updated








Model Support Enhancement








Model Support Enhancement




PSpiceModeling Apps V2.0



Model Support Enhancement










Hysteresis Core Loss Calculator



App to measure Steady
 State loss of energy in a magnetic core for power supplies











New PSpice Modeling App for LED Coming in QIR#8





Model Assignment








Learning with PSpice



- Instructional / introductory material on
 - Logic Gates
 - Latches
 - Flip-flops
 - Shift Registers
- PSpice Mixed-signal simulator chapters
 - Data converters
 - Analog-to-Digital (ADC)
 - Digital-to-Analog (DAC)






New Simulation Report Capability



- HTML report generated for Analog Transient simulation
 - Average, RMS, and Peak values of Current, Voltage and Power can be reported
- User customizable
 - Tcl source available in installation hierarchy
 - <installation>\tools\pspice\tclscrip ts\orPspReport
- .TCLPOSTRUN command can be used to configure auto-generation of HTML reports







Miscellaneous




Mechatronics integration Design



- Example : Automotive Safety System
- Passive mode : ABS \ Airbag \ Reversing radar


 Active mode : DSTC , ROPS , EBD , CWFAB , PDFAB , DAC , LDW





SLPS Option








Multi-System Co-Simulation








Modularized Design and Simulation







Modularized Design and Simulation



