### An Alternative for Design Checking through Electrical Performance Assessment

Paddy Wu Principal AE Aug.13 2013





The Package/PCB Electrical Performance Checking Challenge

Allegro Sigrity Integration for Package/PCB Checking Flow

Electrical Performance Checking for PKG/PCB items-Trace Impedance / Coupling Check

Electrical Performance Checking for PKG items-Power/Ground Inductance Power/Ground Current Density


Customer real case

Summary



#### The Electrical Performance Checking Challenge


- Two basic questions and request for high speed signals
  - Impedance & Timing





#### Layout and Analysis Engineers Co-work Flow

- Different tool environments
- Different languages




Cadence can provide the seamless working environment.



#### Analyzed/Checking Work Flow (Cont'd)

- One layout, one model build
- One kind of simulation, one model build




Cadence can provide model re-used function for specific simulation.




### Analyzed/Checking Work Flow

• Time consumed for model build and exchanged






#### Allegro Sigrity Integration for Checking Flow



### What is Allegro Sigrity Suite

Edits can be made in base tool and quickly investigated in XIM, PDC, 3D-EM,...







The Package/PCB Electrical Performance Checking Challenge

Allegro Sigrity Integration for Package Checking Flow

Electrical Performance Checking for PKG/PCB items-Trace Impedance / Coupling Check

Electrical Performance Checking for PKG items-Power/Ground Inductance Power/Ground Current Density

Customer real case

Summary

cādence<sup>®</sup>










- Trace Impedance --- function1


- Impedance are displayed along the length of the nets
  - Potential issue
    - Top-to-bottom layer transition dogleg traces do not have good reference planes






- Trace Impedance --- function2

- Fast find out the impedance discontinuity location
  - Potential issue
    - The traces do not have the same trace width




- Trace Impedance --- Applications

- Find the each groups impedance and define limited impedance zone
  - Simulation time 3 min.



- Trace Impedance --- Applications

• Fast find out the numbers of impedance discontinuity on each nets



#### Layer1 impedance

#### # of Trace Reference Net Net Name # of Vias Maximum Impedance Minimum Impedance (Ohm) Discontinuities (Ohm) Cour X MAC TXDATA 0 65.871 19.950 X\_MAC\_TXDATA\_1 65.871 19.950 X\_MAC\_TXDATA\_2 65.871 19.950 X\_MAC\_TXDATA\_3 65.871 19.950 X MAC TXDATA 4 95.293 19.950 X\_MAC\_TXDATA\_5 49,977 28.290 10 X MAC TXDATA 6 65.871 19.950 X\_MAC\_TXDATA\_7 65.871 19.950 X\_MAC\_TXDATA\_8 95.605 19.950 10 X\_MAC\_TXDATA\_9 65.871 19.950 11 X\_MAC\_TXDATA\_10 65.871 19.950 X\_MAC\_TXDATA\_11 49,977 28.257 12 15 13 X MAC TXDATA 12 65.871 19.950 X\_MAC\_TXDATA\_13 19.950 14 65.871 15 X\_MAC\_TXDATA\_14 65.871 19.950 16 X MAC TXDATA 15 65.871 19.950

#### Impedance table

More discontinuities, SI more worse.



#### Electrical Checking for PKG/PCB items - Trace Timing

#### Different languages Complicated relationships





- Trace Timing --- Applications

DDR DOM0

1.994

0.014

Find the each nets and groups timings

		Net /	Total trace length(mm)	Total trace delay(ns)	Tra	ce/wirebond Name	% of its net length	Impedance(Ohm)	Length(mm)	Trace/wirebond distance from Starting Componen	Trace delay(ns)		
		DDR_DQ00	2.275	0.016	Tra	ce3273::DDR_DQ00	12.28%	60.166	0.308	0.000	0.002		
		DDR_DQ01	2.397	0.016		ce3272::DDR_DQ00	14.14%	60.166	0.355	0.308	0.002		
		DDR_DQ02 DDR_DQ03	1.958 3.032	0.013 0.021									
(	Group1	DDR_DQ03	2.461	0.021	Ira	ce3271::DDR_DQ00	26.60%	60.166	0.667	0.662	0.005		
		DDR_DQ04	2.845	0.017	Tra	ace3270::DDR_DQ00	11.63%	60.166	0.291	1.329	0.002		
		DDR_DQ06	2.200	0.015	Tra	ce3269::DDR_DQ00	12.64%	60.166	0.317	1.621	0.002		
		DDR DO07	2.416	0.017		ce3268::DDR_DQ00	6.96%	24.851	0.175	2.054	0.001		
		DDR_DQ08	2.191	0.015									
		DDR_DQ09	2.438	0.017	Ira	ce3267::DDR_DQ00	6.49%	24.851	0.163	2.228	0.001		
		DDR_DQ10	2.131	0.015									
(	2 round	DDR_DQ11	3.528	0.024									
C	Group2	DDR_DQ12	1.599	0.011									
		DDR_DQ13	2.828	0.019									
		DDR_DQ14	2.715	0.019									
		DDR_DQ15	3.240	0.022									
		DDR_DQ16	3.213	0.022									
		DDR_DQ17	2.570	0.018									
		DDR_DQ18	2.859	0.020		🔲 The	These timing table can give electrical/layo						
(	Group3	DDR_DQ19 DDR_DQ20	2.563 2.494	0.018 0.017				-		-	xy Out		
	· · ·	DDR_DQ20 DDR_DQ21	1.769	0.017		enc	engineers with the same languages.						
		DDR_DQ21	1.972	0.012			,	· ····································		le languagee.			
		DDR_DQ22	2.586	0.014									
		DDR_DQ24	3.109	0.021									
		DDR_DQ25	2.631	0.018									
		DDR_DQ26	2.712	0.019									
(	Group4		2.216	0.015									
		DDR_DQ28	3.297	0.023									
		DDR_DQ29	2.372	0.016									
		DDR_DQ30	2.246	0.015							<b>~ ^</b> ®		
15 (	© 2013 Ca	DDR_DQ31	2.748	0.019						c <mark>a</mark> d e n e	ιе		
		DDD DOL 10	1 004										

#### Timing table

#### DDR\_DQ0 per layer timing

#### Electrical Checking for PKG/PCB items - Trace Coupling --- Applications

- made doupling --- Applications
- Coupling is defined with Near-ended Crosstalk as a victim.

$$K = \frac{Vp}{4} (C_{12}Z_{20} + \frac{L_{12}}{Z_{10}})$$

Net 🛆	Length(mm)	Irace Name	Length(mm)	% of its net length	Coupled Lines	Coupling Coefficient
X_USBH3_DM	9.609	Wirebond109::X_USBH3_DP	2.653	28.22%		
X_USBH3_DP	9.402	Trace2035::X_USBH3_DP	0.323	3.44%		
X_USBH3_RREF	6.979		0.112	1.19%		
			0.212	2.25%	Trace2054::X_USBH3_DM	12.17%
		Trace2036::X_USBH3_DP	0.111	1.18%		
		Trace2037::X_USBH3_DP	0.515	5.48%		
			0.399	4.24%	Trace2056::X_USBH3_DM	12.16%
			0.116	1.23%		
		Trace2038::X_USBH3_DP	0.769	8.18%		
			0.044	0.46%		
			0.725	7.71%	Trace2058::X_USBH3_DM	11.87%
		Trace2039::X_USBH3_DP	2.670	28.40%		
			2.627	27.94%	Trace2059_Auto_5::X_USBH3_DM	11.73%
			0.043	0.46%		
		Trace2040::X_USBH3_DP	1.123	11.94%		
			0.044	0.46%		
			1.079	11.48%	Trace2060::X_USBH3_DM	11.76%
		Trace2041::X_USBH3_DP	0.249	2.65%	Trace2061_Auto_1::X_USBH3_DM	12.17%

Over can define the coupling coefficient for each of nets.





The Package/PCB Electrical Performance Checking Challenge

Allegro Sigrity Integration for Package Checking Flow

Electrical Performance Checking for PKG/PCB items-Trace Impedance / Coupling Check


Electrical Performance Checking for PKG items-Power/Ground Inductance Power/Ground Current Density



Summary



#### Electrical Performance Checking for PKG items - XtractIM Electrical Performance Assessment (EPA)



#### For Signal Analysis

Impedance and discontinuity, Trace timing
 Coupling co-efficient

#### For P/G Analysis

Per net-pair propertiesPer pin-based properties

For DC Current Analysis

Check DC current densityIR drop




#### For P/G Analysis (Cont'd) - Per net-pair properties --- function1

- 6-layer side-by-side flipchip package
  - Run time 1 hour.

#### One common reference GND (pH)

Net	Die-1	Die-2		
VDD	3.722	3.746		
VCCQ	27.589	25.002		


Find worse loop inductance & unbalance inductance!





- Per net-pair properties --- function2

- 6-layer single-die flipchip package
  - Find which ground net with the minimum loop inductance.



Wrong ground net for VCC25A !!



- Per pin-based properties
- Assess Bump/BGA pin properties
  - Self loop inductance
  - Total loop inductance
  - Resistance
- Intuitive 2D and 3D graphics
- Both die-side and board-side assessment
- With the assessment, pins with R&L higher than specified value will be found.

Per Pin Properties     Grouped Pin Properties     Bump-to-BGA DC Resistance  Self- and Total-loop Inductance								
From Die-side O From Board-side O Both								
Nets to Be Assessed:								
Net Net type Inductance of a pin is obtained from								
_								
VDD_1	PowerNets		the loop of this pin and the pins of all					
_	PowerNets PowerNets		the loop of this pin and the pins of all other enabled power and ground nets					
VDD_1			the loop of this pin and the pins of all					
VDD_1 VDD_2	PowerNets		the loop of this pin and the pins of all other enabled power and ground nets as current return path. Resistance of a pin is the					
VDD_1 VDD_2 VDD_3	PowerNets PowerNets		the loop of this pin and the pins of all other enabled power and ground nets as current return path.					


The problematic area in the power/ground distribution system can be optimized to avoid design risk!



#### Per-pin "self" loop inductance

The loop inductance seen looking into one pin of the net being assessed when all other pins of all other enabled nets can serve as potential return paths. The j $\omega$ L voltage at pin 3 with AC current forced into only pin 3 with return current flowing in pins {1,4,5,6,7,8}.

The noise voltage at a pin due to current flow in that pin.




#### Per-pin "total" loop inductance

The sum of self and all mutual inductances seen looking into one pin for the net being assessed.

The j $\omega$ L voltage at a pin with the same AC current forced into all pins of the net being assessed.

The noise voltage at a pin due to current flow in all pins of that net.




#### cādence<sup>®</sup>

#### Per-pin R<sub>DC</sub>

The DC resistance from a pin on one side of the package to the other side of the package where all pins of the same net on the other side are shorted together.

For example:


$$R_1$$
 =  $R_{1\text{-}ADEH}$  ,  $R_2$  =  $R_{2\text{-}BC}$  ,  $R_F$  =  $R_{F\text{-}67}$ 






- Per pin-based properties --- Self loop inductance

• Easy to find per pin inductance



- Per pin-based properties --- Self loop inductance
- 6-layer flipchip package




For the per-pin results, the lump inductance of VCC25A/GND should be smaller than VCC25A/GNDA.



- Per pin-based properties --- "Total" loop inductance

• Find the power pin with the lowest coupling





#### For DC Current Analysis (Cont'd)


- IR drop
  - Calculate IR drop on vias, traces and planes
  - Identify IR drop bottleneck area
- Current density
  - Calculate current density on vias, traces and planes
  - Identify high current density area that exceeds limit
  - Avoid regional over-heat caused by high current density

Simulation Setup -> Simulation Type							
Current Density and IR Drop Checking (PowerDC license required)							
Check DC Current Density 1V VRM voltage is assumed between each power-ground net		Net	Net type	Sink current (A)			
pair. Please set the total current for each pair at die/sink side		VDD_1	PowerNets	1			
	1	VDD_2	PowerNets	1			
	1	VDD_3	PowerNets	1			
	1	VDD_4	PowerNets	1			
	~	VDDcore	PowerNets	1			
OK Cancel							




### For DC Current Analysis (Cont'd)

- Check DC Current Density
- 4-layer wirebond package



#### For DC Current Analysis (Cont'd) - Check Thermal Effect (PowerDC)

• 4-layer wirebond package





The Package/PCB Electrical Performance Checking Challenge

Allegro Sigrity Integration for Package Checking Flow

Electrical Performance Checking for PKG/PCB items-Trace Impedance / Coupling Check

Electrical Performance Checking for PKG items-Power/Ground Inductance Power/Ground Current Density

#### Customer real case

Summary













#### The P/G performance checking flow for AC field



© 2013 Cadence Design Systems, Inc. All rights reserved.

#### The P/G performance checking flow for DC field




© 2013 Cadence Design Systems, Inc. All rights reserved.

#### Step1 - Net based inductance checking

#### • 745L FCCSP 13.5x13.5mm 2+2+2 layers

- Bump height: 90um (Sim.1); 40um (sim.2)
- Simulation time 5 mins

Net	VDD	VDD_AP	VDD_APMEM	VDD_DDR	VDD_G3D	VDD_ON
Spec.	3.5	18	80	130	20	50
Sim.1	5.0	23.8	84.2	161.2	27.7	56.9
Sim.2	4.9	23.1	81.0	156.7	26.8	53.4




cādence®

34 © 2013 Cadence Design Systems, Inc. All rights reserved.

#### Step2 – Pin-based inductance checking


- VDD\_G3D/VSS per pin-based properties
  - imulation time 24 mins



cādence<sup>®</sup>

### VDD\_G3D/VSS DC current density plot

- DC current density plot checking ٠
  - Simulation time 24 mins




© 2013 Cadence Design Systems, Inc. All rights reserved.

### VDD\_G3D/VSS DC current density plot

- PDC current plot
  - Simulation time 2 mins


Net	VDD_G3D
Spec.	20pH
Sim.1	27.7
Sim.2 (Lower bump)	26.8
Sim.3 Add via with lower bump	26.7



### VDD\_DDR/VSS loop inductance reduction


- Add/Change VDD\_DDR/VSS ball locations
  - Simulation time 5 mins

Net	VDD_DDR
Spec.	130pH
Sim.1	161.2pH
Sim.2 (lower bump)	156.7pH
Sim.3	122.8pH
Sim.4	111.7pH









Allegro Sigrity Integration for Package Checking Flow

Package Performance Checking Challenge

Agenda









#### Summary

- Allegro + Sigrity enables seamless physical and electrical design flow
  - Easy for use
  - Well layout version control for simulation
  - Fast for simulation
- Fast to find and optimize potential risk
  - Impedance/ Trace Timing
  - Power/Ground Inductance
  - Power/Ground Current Density
  - Thermal Effect
  - ...



# cādence<sup>®</sup>