

# **Power Integrity**

Dr. Eric KuO Eric\_Kuo@gemteks.com 13/Aug/2013

## Acknowledgement

感謝聯發科技資深工程師 廖竟谷博士針對電磁模擬與暫態分析給予相當多有用的建議

The author would like to specially thank Dr. Ching Ku Liao, who works for MediaTek, for many useful advises in EM and transient co-simulation




# Acknowledgement

感謝映陽科技林有俊先生與陳志忠先生在軟體設定與安裝上的 諸多協助

The author would like to specially thank Christ Lin and Eric Chen, who work for Graser, for many kindly help in Sigrity Installation and Settings.




# **Root Cause of Pl**




CPU/DSP/Switching chip are the class of low-voltage high current applications 2013 Graser AUG<sup>III</sup> User TAIPEI Conference

# **Z-Profile of PWR/GND Planes**


#### Value goes to infinity at DC



@ DC → Open



#### **Resonance/Anti-resonance**



Resonance → Z approaches to zero
 no matter how large the current is, there is no voltage drop
 → No reliability issue


Anti-resonance → Z approaches to infinity
Even very small current will drive an huge voltage drop
→ Reliability issue



# **Equivalent Ckt of PDN**

Z Amplitude (Ohm)

TB-074\_V00-0521.spd



# **Target Impedance Estimation**

 From the data sheet of the switching circuit, the consumed power and applied voltage are usually given, hence

$$I_{\rm max} = \frac{P}{V}$$

 The average current is assumed to be 50% of the maximum current, then

$$Z_T = \frac{Vdd \times ripple}{50\% \times I_{\text{max}}}$$




# **Bypass/Decoupling Capacitors**


- Switching circuit requires current to charge the load
- If the output impedance is too high, then VRM is unable to respond well (VRM output impedance exceeds the desired impedance)
- External capacitors store charge. They bypass the VRM and supply the current to the switching circuit
- The bypass capacitors are also called decoupling capacitors (decouple the VRM from the switching circuit)



# **ESR & ESL of the Decoupling Capacitor**




# **Z-Profile of Decoupling Capacitor**



# **Decoupling Capacitors**

# Decouple the VRM from the switching circuit – Provides a low impedance path



# **Ultra Low Impedance Measurement**

1-Port Measurement

$$Z = \left(\frac{1 + S_{11}}{1 - S_{11}}\right) Z_0$$


Impedance of PDN is usually much smaller than  $50\Omega$   $\rightarrow$  |S<sub>11</sub>|  $\sim$  1 It makes the Z cannot be slow enough

2-Port Measurement

$$Z_{11} = 25 \times \left(\frac{S_{12}}{1 - S_{12}}\right)$$




# **Example 1**




2013 Graser AUG<sup>ID</sup> User TAIPEI Conference


# **Calculated Z-Profile**



 $C = \varepsilon_0 \varepsilon_r A/d = 8.854*10^{-12} F/m*4.2*0.05^2 m^2/(10/40 * 10^{-3} m) = 372 pF$ 



#### **Measurement: Bare Board**




Simulation w/ transmission line effect

2013 Graser AUG<sup>ID</sup> User TAIPEI Conference

#### **Measurement: Bare Board De-embedded**


Z Amplitude (Ohm)

TB-074\_V00-0521\_noDecap.spd



erence

# **Measurement: Board W/ Decap**




Simulation w/ transmission line effect

2013 Graser AUG<sup>III</sup> User TAIPEI Conference

#### Measurement: Board W/ Decap De-embedded

Z Amplitude (Ohm)


TB-074\_V00-0521.spd



raser

erence

# **Example 2: DDR3-1600**



User AIPE Conference


# **Target Impedance Estimation**

- In data sheet, the  $I_{max} = 210 \text{mA}$
- The swing is from 1.4V to 1.6V (ripple is +/- 6.67%)
- Hence the target impedance can be calculated as


$$Z_{T} = \frac{Vdd \times ripple}{50\% \times I_{max}} = \frac{1.5 \times 0.067}{0.5 \times 0.21} = 0.957\Omega$$



#### **Correlation Ultra Low Impedance Measurement**




# **ESL & ESR Effect**



freq, Hz




# Z-Profile @ U101, U201, and U204




2013 Graser AUG<sup>III</sup> User TAIPEI Conference

# **DQ1 Only: Write**



# **All DQ: Write**




VDD swing from 1.42 ~ 1.55, within the spec (1.5 +/- 6.67%)

2013 Graser AUG<sup>11</sup> User TAIPEI Conference

## All DQ: Read

Voltage (V)



VDD swing from 1.45~ 1.55, within the spec (1.5 +/- 6.67%)

2013 Graser AUGII User TAIPEI Conference

# Conclusions

- Target impedance is the main parameter to design the power plane
- Ultra-low impedance measurement and proper embedded technique should be applied to obtain the good correlation
- Sigrity PowerSI and SystemSI provides an user-friendly workflow to speed up the design flow



## References

- M. Swaminathan and A. E. Engin, Power integrity modeling and design for semiconductors and systems, NJ: Prentice-Hall, 2007
- Agilent ultra-low impedance measurements using 2-port measurement, application note, 2007

