

Allegro v16.6 New Enhancements

Graser - Mika

13/Aug/2013

Topic

STEP 3D Model Support

STEP STEP File Mapping Mapping Mechanical STEP Models Export Board Drawing to STEP Model

Auto-Interactive Technologies for High-Speed Routing

Timing Vision Auto-interactive Phase Tuning (AiPT) Auto-interactive Delay Tuning (AiDT) Flow Planning Auto-interactive Breakout (AiBT) Auto-interactive Add Connect (AiAC) Auto-interactive Convert Corner (AiCC)

Topic

What's New in 16.6 Super HotFix Logo Import Net assignment to Multiple Shapes Expand / Contract Voids in Shapes Detune Drafting Enhancements Measure Support of Angle Highlight to Vias DRC Marker - Link to Constraint Manager Database Locks / Tiering

rence

STEP 3D Model Support

onference

STEP-File is the most widely used data exchange form of STEP. Due to its **ASCII** structure, it is easy to read with typically one instance per line. The format of a STEP-File is defined in **ISO 10303-21** *Clear Text Encoding of the Exchange Structure*.

ISO 10303-21 defines the encoding mechanism on how to represent data according to a given EXPRESS schema, but not the EXPRESS schema itself. STEP-File are also called *p21-File* and *STEP Physical File*. The file extensions *.stp* and *.step* indicates that the file contain data conforming to STEP Application Protocols while the extension *.p21* should be used for all other purposes.







Once STEP model mapping is completed, the Allegro 3D viewer will display the graphical representations of the STEP models. The 3D viewer relies on the currently visible layers in the Allegro PCB editor to determine what is displayed in the viewer.

To view the 3D STEP models, the following CLASS/SUBCLASSES must be visible in the Allegro PCB Editor window:

PACKAGE GEOMETRY/PLACE_BOUND_TOP PACKAGE GEOMETRY/PLACE_BOUND_BOTTOM MANUFACTURING/STEP3D_ASSEMBLY_ENCLOSURE







1

STEP Pack	age Mapping Report					
-w 🗙 📮		CS.			SE	
	📑 🖓 Search:	Match w	Mapping Object: CC5V-T1A => xtal_smt.stp	ø	ra	
Design Nan Date Mon A	ne C:/Allegro_test/2013_ Apr 01 17:27:24 2013	STEP_workshop/star	Available Packages Name filter: * Symbols missing STEP model			
	120350		0603RF_WV_12D			
	SYMBOL_NAME	STEP_FILE	1206RF_WV_12D BGA516 100P 26X26 ROTATION	Z OFFSET_X	OFFSET_Y	OFFSET_Z
	0603RF_WV_12D	cap_0603_lowprofile	CAP10X16MM-RAD 0.0	0.0000	0.0000	0.0000
	1206RF_WV_12D	1206SMD.step	CC5V-T1A 0.0	0.0000	0.0000	0.0000
	BGA516-100P-26X26	BGA516C100P.stp	DCCNVRT-4P HEAT-SINK 90.00	0.0000	0.0000	0.0000
	CAP10X16MM-RAD	Cap10x16.STEP	LED_G 0.0	0 175.1000	62.9000	9.0000
	CAP25X50MM-RAD	Cap25x50.STEP	LED_R LED_Y	0 581.5000	229.5000	0.0000
	CC5V-T1A	xtal_smt.stp	Delete Mech Add Mech 000000000000000000000000000000000	2.0500	-0.7500	0.0000
	DCCNVRT-4P	4pDCConv.step	0.0	0.0968	0.1290	0.0000
	HEAT-SINK	HS-54171-AA Assy.	Available STEP Models 0.0	0 0.3226	0.0710	0.0258
	LED_G	LED-L813_G.step	Path 90.0	0.0000	0.0000	10.0000
	LED_R	LED-L813_R.step	Name filter: *90.0	0.0000	0.0000	10.0000
	LED_Y	led-L813_Y.step	TQFP100-1.stp TQFP100 Grid 0.5 STEP 90.0	0.0000	0.0000	10.0000
	PCI-26PCONN		TQFP64 Bdy 10mm Squ 1-0mm Thk Pit	_		Gro
	PLCC32	PLCC32.stp	TS-54T71-AA Assy.STEP TS-65259-ZH.STEP 0.0	0.0000	0.1729	0.0000
	PLCC68	PLCC68.stp	TSSOP20 4-4mm Body Pitch 0-50mm.s	0.0000	0.0000	0.0000
	RES-400	AXIAL RESISTOR 0	led-L813_Y.step 0.0	0.0000	0.0000	0.0000
	RES VERT	User Library-Axial Re	shield.stp	1.2500	0.0000	0.0000
	SOIC16	SOIC16 3-9mm Bod	soic8-9986,step	0.0000	0.0000	0.9000
	SOIC20W	SOIC20 W.stp	View Front left Transparent None 270.0	0.0000	0.0000	0.0000
	SOIC8	soic8-9986.step	Overlay Find Lett Hade board SIFP color	0.0000	0.0000	0.2000
	STEP3D MECH SHIELD	shield.stp	0.0	0.0000	0.0000	0.0000
	TOFP100	TOFP100-1.stp	Map STEP Model 0.0	0.0000	0.0000	0.8000
	Graser	623	Rotation X: 0.000 Y: 0.000 Z: 0.000 (Degree) ? Offset X: 2.0500 Y: -0.7500 Z: 0.0000 (Millimeters)	2013	iraser Jser	



Unplace component Mirror Spin Assign color Highlight Highlight associated nets Add to group Fix Property edit Show element 3D View Application Mode Super filter Customize











2013 Graser AUG Diser TAIPE Conference

Mapping Mechanical STEP Models



Export Board Drawing to STEP Model

File	<u>E</u> dit <u>V</u> iew <u>A</u> dd	<u>D</u> isplay	Set <u>up S</u> hape Logic <u>P</u> lace	
	<u>N</u> ew <u>O</u> pen	Ctrl+N Ctrl+O	9±0±0 / [STEP Pro
	Save As Import Export Viewlog File Viewer Plot Set <u>up</u> Plot Previe <u>w</u> Plot Capture <u>C</u> anvas Ima Properties Change Editor	Ctrl+S	Logic Netlist w/Properties IPF DXF IDF IDX Symbol Spreadsheet PDF STEP	AP-214, a recomme
Te	S <u>c</u> ript		<u>R</u> outer	Assemblies and
				Mechanical noi External copper Bare board Compress output Export

STEP Protocol: There are three possible output protocol formats available, **AP-203**, **AP-214**, **and AP-242**. AP-214 is the recommended default.

Output file name: FULL_MAPPED_BOARD	
Output units: Millimeter STEP Protocol: AP-214	–
Source identification : allegro_16.6S006	
Export Options	
✓ Parts with STEP models	
Parts without STEP models	
Assemblies and enclosures parts	
✓ Mechanical holes	
External copper (Traces, Pads, Shapes)	
E Bare board	
El	Gra-
Compress output file(.zip)	
Export Close Viewlog	Help

Export Board Drawing to STEP Model



Auto-Interactive Technologies for High-Speed Routing



Timing Vision

 Visualize real-time delay / phase information directly on clines

- Significantly reduces time / effort to implement timing requirements
 - Reduce trips to Constraint Manager and reports
- User-defined cline feedback
 - Coloring, stipple patterns, and customized data tip information



Timing Vision





Timing Vision

Allow users to see beyond their physical routing

Green = good; **Red** = short; **Yellow** = long; Stripes = target



Auto-interactive Phase Tuning (AiPT)

ompensation Loc. Any		•
Compensation Techniques		2
Pad Entry Shortening	Yes	•
Pad Entry Lengthening	Yes	
Allow off-angle segs	Yes	
Allow gather move	Yes	
Allow Uncoupled Bumps	No	
Height:	10.00	1
Length:	10.00	



DP_DRT_P

TAPE Conference

Grase

Auto-interactive Delay Tuning (AiDT)



Flow Planning



Auto-interactive Breakout (AiBT)

- Rotation (8 "Pre-Defined")
 - Determines Breakout Direction
- Location
 - Determines Breakout Length





erence

Auto-interactive Breakout (AiBT)

Automatic breakout routing

 Canvas driven inputs for direction, distance, sequence, layer

Rat management

- Ordering & layering
- Split Views
 - Work both sides



rence

Auto-interactive Add Connect (AiAC)

10

- Manual Mode
 - Simple direct path to cursor and avoiding DRCs



Scribble Mode



- Auto Mode
 - Auto-routed low cost path and avoiding DRCs





2 Options		₽ ~ X
Int2	tom	Visibilit
No ava	ilable via 🔹 Via	Y
Net	Null Net	Fip
Route Mode	; 🔘 Manual 💿 Auto	Gre
Line lock:	Line 🔻 45 💌	
📃 Route d	offset: 10.00 👻	
Miter:	1x width 👻 Min 💌	
Line width:	4.00 -	
Bubble:	Hug preferred 🔹	
Shove	vias: Off 🔹	
📝 Grie	dless	
Clip) dangling clines	
📃 Ful	l Clean	
🛛 📝 Snap to d	connect point	
📝 Replace	etch	
Gra		

rence

Auto-interactive Add Connect (AiAC)

.

Manual Mode

Auto Mode



Scribble Mode



2013 Graser AUG User APEL Conference

Auto-interactive Convert Corner(AiCC)



2013 Graser AUG D User TAIPER Conference

What's New in 16.6 Super HotFix

onference



Net Assignment to Multiple Shapes



Expand / Contract Voids in Shapes





Drafting Enhancements

For customers who create advanced manufacturing / documentation package for their PCB designs

Shortens time to create documentation package

- Cut by area
 - Delete line segments inside area
- Trim by line intersection
 - Delete segment on either side of intersecting line

(2)

- Offset Copy / Offset Move
 - Parameters to control offset distance, line style, width, repeated instances

Measure Support of Angle



Highlight to Vias



Selected color More colors ... Hilight Pattern: Solid Ŧ Selected pattern Design Object Find Filter All On All Off Groups F Shapes Comps Voids/Gavities Symbols Cline segs C Other segs Functions ☐ Nets Figures F Pins DRC errors T Text Vias

> 2013 Graser AUG^{ID} User TAPEL Conference

DRC Marker - Link to Constraint Manager



New Reports

Film Area

Film Area Repo	ort					
9 🗙 🔒 🗸	? Se	arch:		Match wo	rd 🥅 Match case	
		FILM GEOME	ETRY AREA	REPORT	Page 1	
					1050 1	
C:/Allegro_te	st/Allegro	_Basic/cds_	routed.br	d.		
dimensions in	MILS			Fri App	r 12 16:10:36 2013	
Film Name	1	Class	I	Subclass	l Área (sq in)	
BUTTUM	ETC	1	BUT	TUM	1.607/87/4	
	PIN		BOTTOM			
	VIA	VIA CLASS		BOTTOM		
				11 11 11 M		
	tions: Ib	opper to KK	Width	age = 15.3 &		
Brtwork Ibo	610HS. 0	MCLINCU LINC	2 #10/01	- 0.00		
Artwork Up	S	moress lincor	mented P	ads = FALSE		

Missing Fillets



Via per net

Via per layer per net

	Via List							
Net Name	Total Vias	Through Vias	BB Vias	Micro Vias	Via Names			
HDI_STACK	1	0	Ó	1	BB1 2			
NET3	6	0	1	5	BB1-2, BB2-3, BB3-4, BB-CORE			
NET9	4	0	1	3	BB1-2, BB2-3, BB3-4, BB-CORE			
NET14	3	0	0	3	BB7-8			
NET15	2	0	0	2	BB7-8			
NET17	1	0	0	1	BB1-2			
NET20	1	0	0	251	BB1-2			
NET30	17	0	4	13	BB1-2, BB2-3, BB-CORE3-6, BB			
NET31	4	0	1	3	BB1-2, BB2-3, BB3-4, BB-CORE			
NET34	5	0	1	4	BB1-2, BB2-3, BB-CORE3-6, BBC			
PECL1_P	7	0	1	6	BB1-2, BB2-3, BB3-4, BB-CORE			
Totals	51	0	9	42				

Via per net

<u>THE EIN</u>							
Layer	Net Name	Total Vias	Through Vias	BB Vias	Micro Vias	Via Names	
TOP	HDI_STACK	1	0	0	2 1	BB1-2	
	NET3	1	0	0	1	BB1-2	
	NET9	1	0	0	1	BB1-2	
	NET17	1	0	0	1	BB1-2	
	NET20	1	0	0	1	BB1-2	
	NET30	4	0	0	4	BB1 2	
	NET31	1	0	0	1	BB1-2	
	NET34	1	0	0	1	BB1-2	
26	PECL1_P	1	0	0	1	BB1-2	
Totals		12	0	0	12		
SIGNAL 2	HDI_STACK	1	0	0	1	BB1-2	
	NET3	2	0	0	2	BB1-2, BB2-3	
	NET9	2	0	0	2	BB1-2, BB2-3	
	NET17	3	000	0	3	BB1-2	
	NET20	1	0	0	1	BB1-2	
	NET30	8	0	0	8	BB1-2, BB2-3	
	NET31	2	0	0	2	BB1-2, BB2-3	
	NET34	2	0	0	2	BB1-2, BB2-3	
	PECL1 P	3	0	0	3	BB1-2, BB2-3	

Via per layer per net

Missing Fillets

Subclass Net		Item	Location	Partial	
BOTTOM	CLK3-	VIA	(801.50 2925.00)	yes	
BOTTOM	CLK4+	Т	(1316.00 2965.00)		
BOTTOM	GND	VIA	(2330.50 2983.00)		
BOTTOM	GND	VIA	(369.50 3117.00)		
BOTTOM	GND	VIA	(480.50 3413.00)		
BOTTOM	W_R	VIA	(800.00 1308.00)	yes	
TOP	A1	SYMBOL PIN	(1348.00 2550.00)		
TOP	A1	SYMBOL PIN	(1580.00 1360.00)		
TOP	A1	Т	(811.49 <i>6</i> 90.50)		
TOP	A1	VIA	(811.49.690.52)		
TOP	A10	SYMBOL PIN	(902.00 2300.00)	00	
TOP	A13	SYMBOL PIN	(1225.00 2177.00)	1	
TOP	A3	SYMBOL PIN	(902.00 800.00)		
TOP	A3	Т	(1292.00 2475.00)		
TOP	A3	Т	(869.50 920.49)		
TOP	Λ4	SYMBOL PIN	(902.00 850.00)		
TOP	A7	Т	(1305.00 2240.00)		
TOP	ADDR5	SYMBOL PIN	(1692.50 3420.00)		
TOP	CLK2	SYMBOL PIN	(1580.00 1438.00)		
TOP	CLK2	SYMBOL PIN	(1580.00 1438.00)		
TOP	D1	SYMBOL PIN	(315.00 2050.00)	10	

aser

ference

Database Locks / Tiering

- Database Locks
 - View Only
 - No Export
 - No Save

-ocking Tiering File: FULL_MAPPED_BOARD.brd			
✓ Lock database	Export Logic	×	
Password: graser Expiration Duration : No Limit View Lock (No Save and Export) Export Lock (No Export) Write Lock (No Save)	Cadence Other Logic type C Design entry HDL C Design entry CIS C SCALD	Export Cadence Close Cancel	
35	Allegro PCB Designer (was Performance L)		×
OK Cano	WARNING(SPMHDB-290): Exports	are disabled by Exp	iort Lock. 確定

Database Tiering

The following capabilities will be checked:

- All electrical DRC modes
- Differential pair static and dynamic phase control
- Pin Delay
- Via Z
- Constraint Regions
- Micro via padstacks
- Embedded layers
- Dynamic fillets

