

OrCAD SI for Electrical Constraints Determination

Mark Wu 13/Aug/2013

Enhance your design flow to decide design constraints

• When high-speed PCB design constraints are determined, let's begin in schematic drawing.

Design Flow Chart



Traditional Signal Integrity Flow



Topic

Change your constraints design flow with OrCAD SI

- Determine design constraints from Capture to OrCAD SI
- Back annotate ECsets and store information in Capture
- Directly translate design constraints from netlist files.

Much Easier and more simplified for PCB Layout Guide writing and reading

Enhance the smoothness for PCB design flow



OrCAD Schematic w/ Signal Integrity Flow



Determine Hi-Speed Constraints in OrCAD SI

- 1. Impendence control
- 2. Timing control

SI Analysis in Capture



ference

. 0

Assign SI Model

- Auto assign discrete SI model by component value
- Assign SI model for others



OrCAD Signal Integrity for Pre -Simulation

From OrCAD Capture to OrCAD SI

2013 Graser AUG = User TAPE Conference

Impendence Control - Terminator



From Idea to Virtual Practicality

From OrCAD Capture to OrCAD SI



Virtual Layer Stackup



Virtual Via Padstack

SigXplorer OrCAD PCB SI: unnamed.top 1.0 Project: C:/SPB_ File <u>E</u> dit <u>V</u> iew <u>S</u> etup <u>Analyze</u> <u>H</u> elp									
Image: Sector of the secto		Graser					Ū.		
🐉 Via Model Generator 🛛 📃 🗖 🗙	🙀 Layer	Span Expanded View			SEV				23
Description Medaling Octions (Add Model)				61.6			1	8	
Wie Colorting Options (Add Model)	Layer	Type Filter *	[•	-	-356		.
Via Selection Via Type: Single Via Via Via	NO.	Layer Name	Pad	Conn.	Node	Trace Width (mil)	Angle	Pad Diameter (mil)	
Separation (S): 35mil	1	SURFACE_1							
	2	DIELECTRIC_1							
# of GND Vias: 1	3	TOP	×	×		5.00	0	24.00	
	4	DIELECTRIC_2							
	5	PWR1							-
Layer Span Information	6	DIELECTRIC_3					205		-
Stackup: F:/FCBSI/FCBSI_162/Lab_1/denman.brd Browse	7	GND1	<u> </u>			100	pe.		-
Via: Signal Via Copy From:	8	DIELECTRIC_4				<u> </u>			- 18
	10	INII DIFIFCTRIC F							59
Begin Layer TOP • Drill Diameter 12mil	11	INT2				5 00	0	24 00	-
End Layer INT2 • AntiPad Diameter 34mil	12	DIFIFCTRIC 6				0.00		24.00	
Pad Diameter 24mil	13	GND2							
Layer Type Filter Conductors - Expanded View:	14	DIELECTRIC_7							
No. Layer Name Pad Conn. Node Trace Trace Pad	15	INT3							
Width Angle Diameter	16	DIELECTRIC_8				12			
	17	INT4				235			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	18	DIELECTRIC_9						-	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	19	PWR2						<u> </u>	
4 INT3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	20	DIELECTRIC_10						150	
	21	GND3						<u>.</u>	
ar ar a	22	DIELECTRIC_11							-
Via Model Name Single_Via_1 Close Generate Help		ose Stase			-6	Еľ		4	
Graser				(3122	2 AL TA) 3 <i>Gra</i> IGB Us PEL C	er er onferer	nce

Edit & Assume Transmission Line



Edit & Assume Layer Stackup for Transmission Line Via Model

Re-Organize Topology



Define Constraints in OrCAD SigXplorer



Update to Capture

Reusable Schematic & Constraints



00

20 N

- 60

66

ŝ

0

QNDS

50

Series

U4 LVTTL

D

2013 Graser AUG^{III} User TAIPEL Conference

U5 LVTTL

00

22

ŝ

QN ND ND

LVTTL

7

D

EN 22

ŝ

Q

GNDQ

Replicate ECSet in Schematic





cr.

Update To Capture and Netin to Allegro/OrCAD PCB



2013 Graser AUG¹¹ User TAIPEL Conference

Import ECSet From Constraint Manager



2013 Graser AUG User TAIPEL Conference

DDRx Routing Topology



Determine Relative Propagation Delay Constraints

- Build BUS Group
- Create pin-pair by each net
- Match Group by pin-pair
- Assign constraints by each pin-pair
- Determine who is the target for each group

Is it possible to be much faster and easier ?

Determine Relative Propagation Delay Constraints from OrCAD SI



10

Define Relative Propagation Delay Constraints



raser

erence

Save topology file for ECSet

Apply ECSets in Constraint Manager

Constraint Manager (connected to	Allegro P	CB Designer (was Performance L) 16.6) [dem	o_place-0]	- [Electrical: Nets	: Routing [d	emo_pla	ce-0]]			102				
<u>E</u> dit <u>O</u> bjects <u>C</u> olumn <u>V</u> iew A <u>n</u> al	yze <u>A</u> udit	t <u>T</u> ools <u>W</u> indow <u>H</u> elp								0			cādence	- 6
🔏 🗋 😭 🔇 🙀 ref		- 👍 🖁 4 🗍 e 📑 🍊 /	•	ء 🛱 🔅	••• Yo	Yo Y	s 🐮 '	Y. Y.	‰ (⇔					
t selector 🛛 📮 👻	demo 1	nlace-0			•			- N	-					
Electrical		pinet 0	10	85		Pin	Delav		Relat	tive Delay				_
ectrical Constraint Set		Objects		Referenced	Pin Pairs	Pin 1	Pin 2	Scope	Delta:Tolerance			Leng	yth Delay	
Signal Integrity	Type S	S Name		Electrical C Set		mil	mil	EV.	mil	Actual	Margin	+/- m	l ns	
Timing	*	ż		±	*	*	*	*	*	*	*	* *	*	
Routing	Dsn	demo place-0					0				80.0962 %			
et SE	MGrp	A1 (8)									39,2055 %			
Signal Integrity	PPr	U1.7:ADDR5.T.1 [ADDR5]						Global	150 MIL:10 %	36,80164	26.8016 %	- 1233	0.2215	
Timine	PPr	U1.9:ADDR4.T.1 [ADDR4]						Global	150 MIL:10 %	25.16658	15,1666 %	- 1460	0.2622	
Destin	PPr	U2.7:ADDR3.T.1 [ADDR3]						Global	150 MIL:10 %	13.37775	3.37776 %	- 1690	0.3035	
Routing	PPr	II2.9:ADDR2.T.1 [ADDR2]						Global	150 MIL:10 %	TARGET		1801	0.3235	
	PPr							Global	150 MIL:10 %	19 93849	9 93849 %	1562	0.2806	88
	PPr			13				Global	150 MIL:10 %	14 24910	4 2494 %	1673	0.3005	88
Impedance	DDr							Global	150 MIL:10 %	19.24510	30 2055 %	001	0.1780	
Min/Max Propagation Delay	DDr		-25				<u> </u>	Clobal	150 MIL:10 %	27 62472	27 6247 %	- 331	0.1700	88
I Total Etch Length	MGrp		0					Giobai	100 mil. 10 /0	51.02175	22.0211 /0	- 1211	0.2100	
Differential Dain	DDr							Clobal	100 MIL-10 9/	44 49095	A 40000 0/	002	0.1792	00
	DDr							Global	100 MIL.10 %	14.10005	4.10000 %	- 532	0.1702	
Relative Propagation Delay	DDr							Global	100 MIL:10 %	19.11/04	9.11/00 %	- 935	0.10/9	33
25	DDe				-68			Global	100 MIL.10 %	12 40494	2 40494 9/	1000	0.1097	
GEI	DDr							Clobal	100 MIL:10 %	13.43401	42 5204 %	- 1000	0.1750	88
232	PPI							Global	100 MIL.10 %	23.52541	10.0294 %	- 004	0.1300	
	PPr	ADDRS.T.1:ADDRS.T.2 [ADDRS]						Global	100 MIL:10 %	33.30449	23.3045 %	- //1	0,1305	~
	PPI	ADDR0.1.1:ADDR0.1.2 [ADDR0]						Global	100 MIL. 10 %	33.99034	23.9905 %	- 765	0.1370	
	PPr	ADDR7.1.1:ADDR7.1.2 [ADDR7]				~~~~~		Giobai	100 MIL:10 %	43.85813	33.6561 %	- 649	0,1100	<u></u>
	MGrp							Olahal	400.100.40.07	40 45007	49.229 %	000	0.4040	
	PPr	ADDR0.1.1:ADDR0.1.3 [ADDR0]						Giobal	100 MIL:10 %	19.15887	9.15888 %	- 692	0.1243	×
	PPr	ADDR1.1.1:ADDR1.1.3 [ADDR1]						Global	100 MIL:10 %	25.81775	15.8178 %	- 635	0,1141	<u> </u>
	PPr	ADDR2.1.1:ADDR2.1.3 [ADDR2]						Giobal	100 MIL:10 %	TARGET		756	0.1358	×
	PPr	ADDR3.1.1:ADDR3.1.3 [ADDR3]						Global	100 MIL:10 %	18.22429	8.2243 %	- 700	0.1257	×
	PPr	ADDR4.1.1:ADDR4.1.3 [ADDR4]				<u></u>		Giobal	100 MIL:10 %	31.77570	21.//5/ %	- 584	0.1049	×
	PPr	ADDR5.1.1:ADDR5.1.3 [ADDR5]						Global	100 MIL:10 %	44.97663	34.9766 %	- 4/1	0.08459	<u> </u>
	PPr	ADDR6.T.1:ADDR6.T.3 [ADDR6]			.22			Global	100 MIL:10 %	45.91121	35.9112 %	- 463	0.08316	<u> </u>
20	PPr	ADDR7 1:ADDR7.T.3 [ADDR7]				~~~~~		Global	100 MIL:10 %	59.22897	49.229 %	- 349	0.06268	<u></u>
	MGrp	_ <u> </u>									39.7535 %			
	PPr	ADDR0.T.2:U19.11 [ADDR0]						Global	150 MIL:5 %	23.13527	18.1353 %	- 608	0.1092	<u></u>
	PPr	ADDR1.T.2:U19.12 [ADDR1]						Global	150 MIL:5 %	26.67509	21.6751 %	- 580	0.1042	
	PPr	ADDR2.T.2:U19.13 [ADDR2]						Global	150 MIL:5 %	TARGET		641	0.1151	<u> </u>
	PPr	ADDR3.T.2:U19.14 [ADDR3]						Global	150 MIL:5 %	22.62958	17.6296 %	- 612	0.1099	<u> </u>
C.C.C	PPr	ADDR4.T.2:U19.16 [ADDR4]						Global	150 MIL:5 %	29.96207	24.9621 %	- 554	0.09950	88
	PPr	ADDR5.T.2:U19.17 [ADDR5]						Global	150 MIL:5 %	37.04171	32.0417 %	- 498	0.08944	88
>	PPr	ADDR6.T.2:U19.18 [ADDR6]						Global	150 MIL:5 %	37.67383	32.6738 %	- 493	0.08855	88
Physical	PPr	ADDR7.T.2:U19.19 [ADDR7]						Global	150 MIL:5 %	44.75347	39.7535 %	- 437	0.07849	88
Spacing	MGrp	C2 (8)									57.5442 %			
Opening Opening	PPr	ADDR0.T.2:U20.11 [ADDR0]			P	88888		Global	150 MIL:5 %	32.33215	27.3322 %	- 383	0.06879	88° (
Same Net Spacing	PPr	ADDR1.T.2:U20.12 [ADDR1]		68				Global	150 MIL:5 %	37.27915	32.2792 %	- 355	0.06376	28
Properties	4 1 1 1	Total Etch Length & Differential Pair	Polatino I	Propagation Do	law (

- Auto create Pin-Pair by Each Net
- Auto match Group by Pin-Pair
- Auto assign constraints by each Pin-Pair

2013 Graser AUG User TAIPEL Conference



2013 Graser AUG User TAIPEL Conference

F.A.B.

Enhance constraints design flow with OrCAD SI

- OrCAD SI can help us to determine design constraints
- It can back annotate ECSets and store information in Capture
- Directly translate design constraints from netlist files
- Drawing and constraints reuse