


2013 Graser User Conference

13/Aug/2013

Predictions and Highlights in the WW

Global tablet shipments will overtake Standard PCs shipments in 2013




Global and Taiwan shipment forecasts, 2013 (m units)				
Product line	Global shipments	Growth from 2012	Total Shipments by Taiwan-based makers	Growth from 2012
Notebook	182	(5.3%)	154	(9.9%)
Tablet	228	62.2%	120.8	24.5%
Server	8.8	3.5%	Grass 5.0	4.2%

Source: MIC, compiled by Digitimes, May 2013

2013 Graser AUG^{ID} User TAIPEL Conference

Predictions and Highlights in the WW

Communications to Surpass Computers As Leading Application for ICs



High End Consumer Electronics Design Challenges



Common Product Creation Design Challenges

Optimizing design costs and processes

Integration of electronics and mechanical enclosure

Optimizing power consumption and power efficiency

Preventing manufacturing delays from component procurement errors Integration of key silicon meeting reference data

Maximize electrical and signal performance

Minimize power driven thermal issues

> 2013 Graser AUG User TAIPEL Conference

High End Consumer Electronics Design Key Challenges

Mechanical/PCB/Package/IC

Team enabled Constraint-driven HDI board

Bill Of Materials Management

Power delivery Design and optimization

Co-design between Board and Enclosure

Integration of key silicon devices

Electrically Aware Design ensures system performance And compliance

2013 Graser AUG User TAIPEL Conference

Efficient Product Creation Needs



- Best-in-class co-design enabled IC, Package and PCB design environment
- Electrical and physical constraint driven design architecture
- Best-in-class Power Aware Signal Integrity signoff analysis
- Collaborative, managed, predictable and productive team design across the ECAD/MCAD hardware design process
- Design data integration into corporate data systems to manage cost, quality and productivity
- On-time, efficient standard release into manufacturing

Why Cadence for High End Consumer Electronics Hardware Design



Topics

Optimizing across IC, Package and PCB

Custom IC and Digital IC Design Solution

Constraint Driven Design Architecture

Characterized Design-in IP Beyond the Reference Board

Electrical Performance Analysis, Verification and Compliance Signoff

High Speed PCB Design

Driving Design Density and Enclosure Integration

Team Enabled Project Collaboration and Management


Driving the Path to Manufacture

Optimizing across IC, Package and PCB



Optimizing across IC, Package and PCB

Co-design enabled collaborative convergence



Delivers optimal package and chip (size, cost, performance, power)


erence

- Validates device-level timing and power performance
- Minimizes board complexity and cost
- Reduces ECO risk providing schedule predictability

Optimizing across IC, Package and PCB

S-P-B EcoSystem


- Flexible IC and Package Co-Design Environment
 - (F.E.) System level connectivity & constraint management
 - (B.E) Tight integration for IC, Package (SiP) or PCB driven flows & Database



- Concurrent and Distributed Co-design modes
 - IC tool/database for IC tasks, IC Packaging tool/database for Packaging tasks.
 - Mask quality RDL routing
 - Artwork quality bump escape routing
 - IC awareness at the Package Substrate level for optimum designs
 - Fully supports Rapid Prototyping and design implementation flows
 - IC extraction/modeling for chip level interconnect
 - Package extraction/modeling for package and PCB level interconnect

Optimizing across IC, Package and PCB

S-P-B EcoSystem




ference

Custom IC and Digital IC Design

Cadence Custom IC Design solution

The complete solution for front to back end custom-analog, RF, and mixed-signal designs Schematic XL Editing: CICDEMO adc_cascode_opamp schematic



- Fast and Easy design entry
- Virtuoso Analog Design Environment
 - Interactive simulation environment
- Virtuoso Layout Suite

- Rapid layout implementation
- **PVS**
 - Physical verification for faster final signoff
- QRC


ACGair

Siev Rate

Parameter

Cabun Stata


3D full-chip parasitic extraction and analysis



Cmd:

Incisive Enterprise Simulator

The complete solution for front end digital simulation




Constraint Driven Design Architecture



Constraint Driven Design Architecture

Enabling First Pass Success



Constraint Driven Routing

 Supports IP Design Reuse and Team Design

Smartphone/Tablet Design Using Cadence

Mechanical/PCB/Package Optimization



- Constraint Driven design reduces design cycles, risks and costs and enables intelligent Design-In IP Kits
- Single BOM Management prevents components
 procurement errors and unexpected cost overrun
- Co-design optimization between board and enclosure ensures optimal integration without unpredictable design re-work or design compromise
- Power Delivery Analysis ensure performance and efficiency while minimizing board and capacitor costs
- Power Driven Thermal Hotspot management prevents premature hardware failures or need for expensive cooling solutions
- Electrically aware design ensures system performance without the need for physical prototyping
- Co-design optimization between SoC/ASIC/PCB and package ensures design performance with minimized overall hardware cost and risk

rence

Characterized Design-in IP Beyond the reference board



Challenges with Design-in of Complex Devices

 Complex chip set evaluations can be time consuming

 Design-in onto to a PCB tends to be time consuming

 Support for evaluations and design-in across geographies can be challenging

Desired Outcomes:

- Faster and more predictable evaluations
- Shorter time to ramp-up
- Efficiently scale faster across the world

Characterized IP Design-in Kit Definition







A "Design-in Kit" is packaged and executable design data, built by IC companies and used by System companies.

Characterized IP Driven Hardware Design

- Streamlined process for design implementation and verification of hardware
 - Driven by specification characterized Design-in and Verification IP
- Raises the level of design abstraction reducing design cycles & costs
 - Interface protocol level design authoring, implementation and verification compliance
 - System block architecture, detailed design authoring, PCB implementation



Reference Design versus Design-in Kit




nference

Electrical Performance Analysis, Verification and Compliance Signoff



High-Speed Analysis, Verification and Compliance



Decap Optimization *

Assure power delivery system performance constraints are met while also targeting a decoupling scheme that is cost effective and conserves space.

Chip-Package-Board Modeling

Create ports for individual or grouped pins to achieve the desired level of abstraction when using models for either chip-centric or system-centric simulations.

Co-Design

Simultaneously simulate the entire chip power grid with the package *i* board in the time and frequency domain to find power integrity issues that are otherwise missed.

EMI/EMC*

Gain design stage visibility into potential hot spots with near and farfield radiation studies to compliment signal and power integrity analysis.

High-Speed Interface Analysis *

Effectively deal with parallel (DDR) and serial (PCI-E) design challenges by analyzing system-wide behavior using SSO and channel studies.

* - market unique capabilities

2013 *Graser* AUG **User** TAIPEL **Conference**

Sigrity Powered SI: Supports Multiple Engineers

Constraint Development + Critical P&R+ Signal Integrity


Pre-Layout SI



Constraint Developer



Engineer



Layout Functionality for Engineers:

- Placement
- Padstack Editing
- Routing and Shape Editing

Constraints

Impedance and Coupling Check



Engineer

Signal Integrity

Launch Detailed Analysis:

- Power Aware SI
- Serial Link Analysis
- 3D Package Extraction

Sigrity Powered SI:

Constraint driven throughout the design flow

Pre-Schematic / Pre-Layout


- Prototype physical structures, analyze, and save for layout implementation
- Generate constraints to drive layout
- Generate plane shapes
- 3D modeling and analysis (with Option)

In-Design

- Import/define/modify stack-up
- Route critical signals
- What-if SI analyses

Post-Layout

- Ideal Power/Ground SI Analysis
- Power Aware SI Analysis (with Option)



Sigrity Power Integrity


Optimize decoupling strategies and perform AC and DC Power Integrity sign-off level analysis

- Thermally-aware static IR Drop (DC analysis) can be performed through an intuitive user interface.
 - Verifies the power distribution system will provide stable and sufficient current to drive signals
 - Considers trace neck-down, swisscheese planes, partial planes
 - Considers all vias that connect multiple ground planes of the same net
 - Results can be viewed graphically or in a text report

AC analysis

- Integrated (no manual translation) design and analysis environment helps optimize decoupling strategy
- Frequency domain simulation
 - Quantify the impedance of the power delivery system across the frequency range of interest







cådence

Sigrity Power Integrity Solution

High Speed PCB Design


raser

onference

High Speed PCB Interconnect

Design Planning


- Addresses challenges of highspeed (Gigabit) interfaces
 DDR3/4, PCI Express, XAUI, eSATA etc
- Shortens design cycles, reduces unnecessary prototype iteration and makes design cycles predictable
- Enables optimized routing of high speed interfaces with reduced layer count
 - compared with traditional methods
 - Unique interface flow based paradigm






Timing Vision

- Visualize real-time delay / phase information directly on clines
- Significantly reduces time / effort to implement timing requirements
 - Reduce trips to Constraint Manager and reports
- User-defined cline feedback
 - Coloring, stipple patterns, and customized data tip information




Auto-interactive Delay Tune (AiDT)

- Select a set of routed signals, AiDT adjusts timing of signals to meet defined constraints!
- Shortens time to tune high-speed signals by 30-50%



Auto-interactive Phase Tuning (AiPT)

- Meet differential pair phase requirements easily
- Static and dynamic phase compensation
- User driven controlled compensation techniques





AiBT (Auto-interactive Breakout Technology)

Prototype Technology

Two use models

- Single Component : A Focused Breakout For Layer And Feasibility Analysis
- Bundle Based : An Interface Breakout (Both-Ends) Analysis





2013 Graser AUGU User TAIPEL Conference


Auto-interactive Breakout (AiBT)

Automatic breakout routing

 Canvas driven inputs for direction, distance, sequence, layer

Rat management

- Ordering & layering
- Split Views
 - Work both sides




rence

AiAC (Auto-interactive Add Connect)

Prototype Technology

- Route To Cursor : Auto-router generated etch from last pick to cursor
- Freehand Route : Auto-route based On User drawn free-hand Path




Auto-interactive Add Connect (AiAC)


.

Manual Mode

Auto Mode



Scribble Mode



2013 Graser AUG User APEL Conference

Driving Design Density and Enclosure Integration



Design Miniaturization


- Consumer, hand-held and body friendly products use flexrigid to maximize form factor and functional density
- Drives design team with new challenges
 - Flex circuit co-designed with rigid circuit
 - Embedded components
 - New rules and constraints


Allegro ® Miniaturization

Shortens the PCB design cycle by enabling a constraint-driven HDI design flow for designs using build-up and micro-via technology Improves design cycle predictability and ensures manufacturing rules compliance improving yield


Includes:


- HDI Design Functionality
 - Micro-via object and associated spacing rules
 - Micro-via stacking rules, via use rules
 - Micro-via etch editing functionality
 - Single click multiple micro-via instantiation
 - Dynamic fileting, via line fattening, trace fileting
 - Contour hug w/multi-line routing for Flex designs
 - Unused micro-via removal utility
- Embedded Components
- Advanced Rigid-Flex Design Capabilities





<u>Miniaturization</u>







Advanced Miniaturization Support

Evaluation of EDA Tools Embedded Capabilities by HERMES – a European Consortium focused on miniaturization using embedded components

			180		
Functionality for EC (Embedded Component)	Cadence	Vendor 2	Vendor 3	Vendor 4	
EC placement between Cu layers					
EC pads available for via interconnect		S N/A	N/A		Gra
EC with pads on top & bottom sides	cra:	2			
Possibility to flip and/or rotate each EC separately			SE		
Component span over several Cullayers		G		25	
Additional layers for EC assembly, adhesive pads, cavities				1.002	
Via-in-pad technology				0	SEP
Filled/stacked via support for sequential build-up	265				Gras
Separate assembly output for EC	6532				
ODB++ support for EC		66			
Gerber/Excellon support for EC		Gra			<u> </u>
Graser		Supported	Gré	196.	Work-around
		Planned in the	next release	1	Not supported


Figure 2 - Support of functionalities for embedded components for various CAD tools.


2013 Graser AUG User TAIPEL Conference


ECAD-MCAD Co-Design

ECO/ECR incremental design

- Standard Based Approach 6
 - Incremental design data exchange
 - Ability to accept/reject
- Supported by PTC Creo, Siemens NX and Dassault SolidWorks








STEP Modeling and Viewing

Bringing MCAD to ECAD


- Provide PCB designers with accurate visual 3D models of components
 Aid placement, improve DFA
- Provide PCB designers with 3D models of mechanical enclosures
 - First-order "Does it fit?" analysis
- Provide MCAD team with accurate full 3D model of PCB and components
 - Detailed clash detection
- Provide customer documentation




Team Enabled Project Collaboration and Management



ECAD Collaboration Workbench




Collaboration with Management Visibility




erence

Engineering / Project Manager's Dashboard



Business Manager's Dashboard




UGE User AIPEL Conference

BOM Management / Where Used

GROW WELL THE TELL			er			-	- • ×	n Gra	View: All	Items -	
BOM - Windows Internet Explorer		6739	-			1				SEL	
🕞 🕞 🗢 🙋 http://sharepoint.c	cadence.com/sites/	/spb/adw/collabd	lemo/Lists/BOM/Al	litems 🔻 😽 🗙 💽	Bing	_	ب م		X 🖻 🛍	🗐 Sort 🥳	
🙀 Favorites 🛛 🤹 🔁 Suggesti	ed Sites 👻 💋 We	h Slice Gallery 🔻)) 	0		
🕖 ВОМ				🔰 🗄 + 🔊 +		Page • Safety •	r T <u>o</u> ols + @ + [≫]				
Cadence SharePoint > Silicon-Package-Bo	oard > Allegro Desigr	Workbench > Den	no for Jay	Welc	ome Matt Bromle	ey 🔹] My Site]	My Links 🔹) 🔞 📩	11.00	Office links		
cādence sharepo	OINT HOME	Demo for Ja	У	This List: BOM	-		P	1355		List in Access	
Demo for Jay		SEL				_	Site Actions -		🕼 Export to /	Access	=
Demo for BOM	r Jay > BOM								🖳 Report wil	th Access	
	1			356				le.	💽 Query list	with Excel	
View All Site Content New - Pictures		ottings +	Description	ladaa	Chebus	View: All The	ns 🔹		🖨 Print with	Excel	GS
pictures	RefDes 👻 R18	Quantity - 18 1%	Description + 10K,0.125W	Jedec 🔻 0805 A	Status pproved			B	🔒 Chart with	Excel	
• my pics			-	and the same	Book	1 - Microsoft	Excel				x
Documents C1- Shared Documents C1-	(E)-1	23	*		BOOK		Excel 61				
Shared Documents C11 Design Data U1		me Inser	t PageLay	out Formulas	Data	Review	View W		56	- 0	D X
CaptureDesigns U2	1 🦰 🕷	Calibri	- 11 -		Genera		Conditional For	matting 👻	¦ata Insert ∞	Σ • Α	
Lists *		BIL	J A A		- \$ -	% , 👿	Format as Table	Ŧ	躇 Delete 👻		395
Calendar Tasks	Paste 🛷	🗄 - 🕗	- <u>A</u> -	1 I I I I I I I I I I I I I I I I I I I	.00. 000.	3 📃 🗐	Cell Styles 🔻		Format 🔻	Sort & Find	
Design Milestones	Clipboard 🦻	Fo	nt 🕞	Alignment	Numb	er 😡	Styles		Cells	Editing	
KPI List for design progress	H	15	+ (0	f _x			r356				*
- BOM	A	В	С	D	E	F	G		CEP H		
Discussions	1 Title 💌	RefDes 💌	Quantity 🔽	Description 🔽	Jedec 💌	Status 💌	ltem Type 🔽	Path	ras		
Team Discussion	2	R1-R18	18	1%,10K,0.125W	0805	Approved	Item	sites/spl	o/adw/collab	demo/Lists/BOM	
	3	R19,R20	2	5%,10K,0.125W	0805	Approved	Item	sites/spl	o/adw/collab	demo/Lists/BOM	
- AP	4	C1-C10	10	1%,50V,10nf	0603	Restricted		-		demo/Lists/BOM	
Se	5	C11-C15		1%,50V,100nf	0603	Approved				demo/Lists/BOM	
	6	U1		Intel i7	BGA9x	Approved	1			demo/Lists/BOM	
673	7	U2	1	Intel UART	SOIC44	EOL	Item	sites/spb	o/adw/collabo	demo/Lists/BOM	
0	8		<u> </u>					Gra		CP.	
	Ready	list97191	23	A			4	(m	III III III 100% (9	► <u>□</u> -(+) .:
	Ready		-	26E	_	_					. 🙂

Driving the Path to Manufacture

Open Single Path to Manufacturing



• EMS/ODMs: Sanmina-SCI, Vayo, Sedona International

EDA: Cadence, Zuken, ADIVA, Downstream, WISE, Ucamco, Aegis, Polar Instruments, ScanCAD, Logicswap, Intercept, easylogix, Direct Logix, Siemens PLM



IPC-2581 Export

5 Export Functions/ 3 Levels Each

- Each mode selects predefined output data
- Each level selects sub-sets

TEST

- Export data related to test
- Bareboard
- In-circuit, impedance etc.

Assembly

- BOM, External circuit data
- AVL with substitution
- Fabrication
 - Layer data
 - Materials and stack up

	- File Segmentations	and Function Apportion	ment
	Functional Mode:	FULL	Level:
		FULL	
	🔄 🖓 🗹 🚽 🚽 🖓	DESIGN	ance Files
1	📃 🖳 🎆 💊 Hier	DESIGN FABRICATION ASSEMBLY TEST	ng Files
	📃 🖳 🗹 🔷 BON	IJEST	rials)
	📃 🦾 🎆 🥎 AVI	IComponents and Mater	ials)

- Design
 - Each mode selects predefined output data
 - Each level selects sub-sets
- Full
- Exported Data can be selected individually

Summary

- Constraint Driven Flow delivers shorter and more Predictable design cycles
- Constraint-driven PCB layout with unmatched breadth and depth of constraints eliminates unnecessary prototype iterations
- Unmatched Integrated Signal & Power Integrity Simulation Solutions
- Available in cost effective and scalable efficient solutions to meet your needs



What's New in 16.6 HotFix




OrCAD Capture Text Justification

	Display Properties	Grass 💌
 Property Text Display properties 	Name: Part Reference	Font Arial 7 (default)
Text Objects	Display Format	Change Use Default
- Edit text	 Value Only Name and Value Name Only Both if Value Exists 	Rotation
Al components (avcept D2) as close as possible to U11 D2 as close as possible to U11 CT 25ET Help	Both if Value Exists	90* 27c Text Justification Default
Color Rotation		ncel Help
Fort Change. Use Default Courier New 7		
Text Justification		P 001010
Graser Graser		2013 Graser AUG User TAIPEL Conference

Object Alignment


Select and Align objects on schematic

- Horizontal Alignment left, right or center
- Vertical Alignment top, bottom or center



Object Distribution


- Select objects and evenly distribute horizontally or vertically
- Mouse mode to select the point(s) of reference for alignment or distribution






Library Refresh


- Provides Library Reload without exiting Capture/CIS
- User can reload libraries without exiting session when faced with "Unexpected error in database access"





Title-block Property

- Schematic / page name available as property
- Name property in title block kept in synch with schematic page name
 - No longer need to manually add and update page name property on all pages





Xnet Query View

 All Xnets can be viewed for components and flat net members

Object ID	Name	Page	Page Number	Schematic	Part Pin
N02540(UnNamed Wire)	Xnet Owner=TX1+; Flat Net=N02540	8_Differential_1	12612	SCHEMATIC1	R20.2, U22.4, R22.1
N01842(UnNamed Wire)	Xnet Owner=TX1+; Flat Net=N01842	8_Differential_1	12	SCHEMATIC1	R19.2,U22.7,R21.2
TX1+(Wire Alias)	Xnet Owner=TX1+; Flat Net=TX1+; ECSet=TX1+	8_Differential_1	12	SCHEMATIC1	U21.2,R19.1
TX1-(Wire Alias)	Xnet Owner=TX1+; Flat Net=TX1-	8_Differential_1	12	SCHEMATIC1	U21.3,R20.1
N10985(UnNamed Wire)	Xnet Owner=TX1+; Flat Net=N10985	8_Differential_1	12	SCHEMATIC1	R22.2,R21.1
asei					

Xnet Signals


Navi

AUG User TAIPEL Conference

PSpice Modeling Apps


- New productivity applications for PSpice simulation
 - Independent Sources
 - Zener Diode
 - RF Inductor
- Parameter-driven dialog to automatically create symbol and model
- Parameters editable on the fly

Pulse Generator




Independent Sources		Graser	× Leer	ID Implementation Implementation Path Implementation Type Location X-Coordinate	PSpice Model 660
Pulse Sine DC	Exponential FM		5rp-	Location Y-Coordinate	160
				Name	INS5057
Voltage	Current	15	672	Part Reference	V4
Exponential	29	50		Footprint	<u> 1</u>
Скропониці	Gra			Powel s Visible	DEFAULT
Parameter Name	Parameter Value	EVPONENTIAL March	5	PSpic. Unly	
V1	1	EXPONENTIAL Waveform		PSpiceTemplate	V@REFDES %+ %-?!
	1		- E	Reference	V4
V2	5	V2 Rise Time Fall Time Constant	2	Source Library	D:\SPB166\TOOLS\CA
Rise Delay	1	VI GIU	EP.	Source Package	VEXP
Rise Time Constant	0.2	¥1	255	Source Part	VEXP.Normal
			Gra	TC1	0.2
Fall Delay	2	$\longleftrightarrow \longleftrightarrow$		TC2	0.5
Fall Time Constant	0.5			TD1	1
AC	0	Rise Delay Fall Delay		TD2	2
		650-		V1	1 290
DC	0	CI.			5
Exponentially rising and	falling voltage cource				VEXP
-xponentially haing and	nalling voltage source	Place Close			
			$V_{1} = 1$	⊤V2	
<u>»</u>	- EP				
			V2 = 5	(67)	
PULSE.	SINE. DC.	EXPONENTIAL, FM	TD1 = 1	Greek I	
,	, ,	,		-	
		(g)	TC1 = 0	2	
				· ∠	
			TD2 = 2		
			TC2 = 0	F	

FM Waveform Generator




PSpice Modeling App Example : PAGE1 : U1 Color Default **RF Inductor** Designator Graphic IND.Normal ID Implementation MyInductorModel IND1 Implementation Path PSpice Modeling Application: Non Ideal RF Inductor X PSpice Model Implementation Type Location X-Coordinate 610 This application models non-Ideal RF Inductors which exhibit resonance. To place a model using this Location Y-Coordinate 150 application, define Inductance, internal DC Resistance and Self Resonant frequency. You can obtain the INS5126 Name parameters directly from the inductor datasheet. You can select an additional resistance to be included in Part Reference U1 parallel to the capacitor of the basic inductor model. The model does not include core model. PCB Footprint r Pins Visible Parameter Name Parameter Value itive DEFAULT CP PSpiceMos. gAppType Inductor MyInductorModel IND Model Name X^@REFDES %1 %2 @MO **PSpiceTemplate** 63.325p Inductance (L_IND) 100u U1 Reference DC Resistance (RDC) 10m Source Library D:\SPB166\TOOLS\CA 22 Source Package IND Self Resonant Frequency (SRF) 2Meg LIND Source Part IND.Normal With Parallel Resistance Without Parallel Resistance Value IND Parallel Resistance (RES) 100Meg Place Cancel erence

А Example : PAGE1 : D1 **PSpice Modeling App** Color Default Designator **Zener Diode** Graphic ZEN.Normal ID MyZenerModel ZEN1 Implementation Implementation Path Implementation Type PSpice Model PSpice Modeling Application: Zener Diode Х Location X-Coordinate 670 Location Y-Coordinate 170 Name INS5151 This application models Zener diodes. To model a diode using this application, define Vzt and TCBV Part Reference D1 (Temperature Coefficient of Breakdown Voltage). TCBV is also known as temperature Coeffecient of zener voltage and given as gVZ. You can obtain the parameters directly from the zener diode datasheet. Value PCB Footprint er Pins Visible of TCBV used in this application is in mV/°C. If the value of TCBV is given in %/°C, select the radio by DEFAULT aitive for "TCBV unit in %/°C", the Application will do the conversion to mV/°C. Zénér **PSpice** AppType PSpiceTemplate X^@REFDES %AN %CAT Parameter Value Parameter Name RCA DEF Reference D1 Model Name MyZenerModel ZEN D:\SPB166\TOOLS\CA Source Library Source Package ZEN Zener Voltage (Vzt) 5.6 Source Part ZEN.Normal STATE ÓŴ Temp. Coeffecient of Vzt (TCBV) 1.7 TOL ON OFF ON Value ZEN TCBV Unit in mV/°C TCBV Unit Help Place Cancel ZEN Graser ference



Net Assignment to Multiple Shapes


- Until now, the assignment of a net is limited to a single selected shape.
- Using "General Edit" or "Etch Edit" Application Modes, one can now pre-select multiple shapes then use the RMB context sensitive "Assign Net" command.



2013 Graser AUG User TAIPEL Conference

Expand/Contract Voids in Shapes

- Initial functionality targeted at shape boundary delivered in16.6
- Requires boundary subclass to be visible



2013 Graser AUG^{ID} User TAPEL Conference

Drafting Enhancements

For customers who create advanced manufacturing / documentation package for their PCB designs


Shortens time to create documentation package

- Cut by area
 - Delete line segments inside area
- Trim by line intersection
 - Delete segment on either side of intersecting line


(2)


- Offset Copy / Offset Move
 - Parameters to control offset distance, line style, width, repeated instances

Highlight to Vias




Measure Support of Angle





DRC – Link to CM



3 Graser User Conference

DRC Subclass

Top

Top

New Reports

Film Area

Film Area Report	of the local division in which the local division in the local div		10-
× 🔒 🚳	? Search:	Match wo	rd 🔲 Match case
		ETRY AREA REPORT	
	FILM GEOM	LEIRI AREA REPORT	Page 1
	/Allegro_Basic/cds_	 Description of the second secon	
dimensions in M		Fri Api	r 12 16:10:36 2013
Film Name	l Class		Area (sq in)
BUTTUM	ETCH	BUTTUM	1.607/87/4
	PIN	BOTTOM	
	VIA CLASS	BOTTOM	
Est	imated Copper to KK	I Percentage = 15.3 %	
Artwork Opti	ons: Undefined Lin	e Width = 0.00	
	Summess linco	mnected Pads = FALSE	

Missing Fillets



Via per net

Via per layer per net

					Via List
Net Name	Total Vias	Through Vias	BB Vias	Micro Vias	Via Names
HDI_STACK	1	0	Ő	1	BB1 2
NET3	6	0	1	5	BB1-2, BB2-3, BB3-4, BB-CORE
NET9	4	0	1	3	BB1-2, BB2-3, BB3-4, BB-CORE:
NET14	3	0	0	3	BB7-8
NET15	2	0	0	2	BB7-8
NET17	1	0	0	1	BB1-2
NET20	1	0	0	25	BB1-2
NET30	17	0	4	13	BB1-2, BB2-3, BB-CORE3-6, BB7
NET31	4	0	1	3	BB1-2, BB2-3, BB3-4, BB-CORE:
NET34	5	0	1	4	BB1-2, BB2-3, BB-CORE3-6, BBc
PECL1_P	7	0	1	6	BB1-2, BB2-3, BB3-4, BB-CORE
Totals	51	0	9	42	(C) I

Via per net

Layer	Net Name	Total Vias	Through Vias	BB Vias	Micro Vias	Via Names
TOP	HDI_STACK	1	0	0	1	BB1-2
	NET3	1	0	0	1	BB1-2
	NET9	1	0	0	1	BB1-2
	NET17	1	0	0	1	BB1-2
	NET20	1	0	0	1	BB1-2
	NET30	4	0	0	4	BB1-2
	NET31	1	0	0	1	BB1-2
	NET34	1	0	0	1	BB1-2
26	PECL1_P	1	0	0	1	BB1-2
Totals	{	12	0	0	12	
SIGNAL 2	HDI STACK	1	0	0	1	BB1-2
	NET3	2	0	0	2	BB1-2, BB2-3
	NET9	2	0	0	2	BB1-2, BB2-3
	NET17	3	0000	0	3	BB1-2
	NET20	1	0	0	1	BB1-2
	NET30	8	0	0	8	BB1-2, BB2-3
	NET31	2	0	0	2	BB1-2, BB2-3
	NET34	2	0	0	2	BB1-2, BB2-3
	PECL1 P	3	0	0	3	BB1-2, BB2-3

Via per layer per net

(1316.00 2965.00) (2330.50 2983.00) VIA BOTTOM GND BOTTOM GND VIA (369.50 3117.00) BOTTOM GND VIA (480.50 3413.00) VIA (800.00 1308.00) yes SOTTOM W R SYMBOL PIN (1348.00 2550.00) SYMBOL PIN (1580.00 1360.00) A1 A1 Т (811.49 690.50) VIA (811.49 690.52) A1 A10 SYMBOL PIN (902.00 2300.00) SYMBOL PIN (1225.00 2177.00) SYMBOL PIN A3 (902.00.800.00 TOP A3 T (869.50 920.49 SYMBOL PIN (902.00 850.00) A4 Т (1305.00 2240.00) ADDR5 SYMBOL PIN (1692.50 3420.00) (1580.00 1438.00) CLK2 SYMBOL PIN CLK2 SYMBOL PIN (1580.00 1438.00) TOP SYMBOL PIN D1

Missing Fillets

Item

Location

(801.50.2925.00) yes

Subclass Net

TOF

TOF

TOP

TOF

TOF

TO:

TOF

TOF

BOTTOM CLK3- VIA

BOTTOM CLK4+ T

aser onference

Database Locks

Enhanced database locking support

- View Only
- No Export
- No Saving

File Properties		x Grass
Locking] Tiering]	SER	
File: FULL_MAPPED_BOARD.brd		EP
✓ Lock database	Unlock	Grass
Password: graser Expiration Duration : No Limit	EF	
View Lock (No Save and Export)	Info Grass	
GEP	System:	Grast
C Export Lock (No Export)	When:	Gras
Gra	Comments:	
C Write Lock (No Save)	Grass	
	G	rase Graser
135EP	8	Gra
OK Ca	incel er Help	
0	iraz	ap
	Gras	2013 Graser
		TAPEL Conferen

Database Tiering

The following capabilities will be checked:

- All electrical DRC modes
- Differential pair static and dynamic phase control
- Pin Delay
- Via Z
- Constraint Regions
- Micro via padstacks
- Embedded layers
- Dynamic fillets

